mvebu-corediv-clock.txt 663 B

12345678910111213141516171819202122
  1. * Core Divider Clock bindings for Marvell MVEBU SoCs
  2. The following is a list of provided IDs and clock names on Armada 370/XP:
  3. 0 = nand (NAND clock)
  4. Required properties:
  5. - compatible : must be "marvell,armada-370-corediv-clock",
  6. "marvell,armada-375-corediv-clock",
  7. "marvell,armada-380-corediv-clock",
  8. - reg : must be the register address of Core Divider control register
  9. - #clock-cells : from common clock binding; shall be set to 1
  10. - clocks : must be set to the parent's phandle
  11. Example:
  12. corediv_clk: corediv-clocks@18740 {
  13. compatible = "marvell,armada-370-corediv-clock";
  14. reg = <0x18740 0xc>;
  15. #clock-cells = <1>;
  16. clocks = <&pll>;
  17. };