dw_hdmi-rockchip.txt 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. Rockchip specific extensions to the Synopsys Designware HDMI
  2. ================================
  3. Required properties:
  4. - compatible: "rockchip,rk3288-dw-hdmi";
  5. - reg: Physical base address and length of the controller's registers.
  6. - clocks: phandle to hdmi iahb and isfr clocks.
  7. - clock-names: should be "iahb" "isfr"
  8. - rockchip,grf: this soc should set GRF regs to mux vopl/vopb.
  9. - interrupts: HDMI interrupt number
  10. - ports: contain a port node with endpoint definitions as defined in
  11. Documentation/devicetree/bindings/media/video-interfaces.txt. For
  12. vopb,set the reg = <0> and set the reg = <1> for vopl.
  13. - reg-io-width: the width of the reg:1,4, the value should be 4 on
  14. rk3288 platform
  15. Optional properties
  16. - ddc-i2c-bus: phandle of an I2C controller used for DDC EDID probing
  17. - clocks, clock-names: phandle to the HDMI CEC clock, name should be "cec"
  18. Example:
  19. hdmi: hdmi@ff980000 {
  20. compatible = "rockchip,rk3288-dw-hdmi";
  21. reg = <0xff980000 0x20000>;
  22. reg-io-width = <4>;
  23. ddc-i2c-bus = <&i2c5>;
  24. rockchip,grf = <&grf>;
  25. interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
  26. clocks = <&cru PCLK_HDMI_CTRL>, <&cru SCLK_HDMI_HDCP>;
  27. clock-names = "iahb", "isfr";
  28. status = "disabled";
  29. ports {
  30. hdmi_in: port {
  31. #address-cells = <1>;
  32. #size-cells = <0>;
  33. hdmi_in_vopb: endpoint@0 {
  34. reg = <0>;
  35. remote-endpoint = <&vopb_out_hdmi>;
  36. };
  37. hdmi_in_vopl: endpoint@1 {
  38. reg = <1>;
  39. remote-endpoint = <&vopl_out_hdmi>;
  40. };
  41. };
  42. };
  43. };