nxp,lpc3220-mic.txt 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738
  1. * NXP LPC32xx Main Interrupt Controller
  2. (MIC, including SIC1 and SIC2 secondary controllers)
  3. Required properties:
  4. - compatible: Should be "nxp,lpc3220-mic"
  5. - interrupt-controller: Identifies the node as an interrupt controller.
  6. - interrupt-parent: Empty for the interrupt controller itself
  7. - #interrupt-cells: The number of cells to define the interrupts. Should be 2.
  8. The first cell is the IRQ number
  9. The second cell is used to specify mode:
  10. 1 = low-to-high edge triggered
  11. 2 = high-to-low edge triggered
  12. 4 = active high level-sensitive
  13. 8 = active low level-sensitive
  14. Default for internal sources should be set to 4 (active high).
  15. - reg: Should contain MIC registers location and length
  16. Examples:
  17. /*
  18. * MIC
  19. */
  20. mic: interrupt-controller@40008000 {
  21. compatible = "nxp,lpc3220-mic";
  22. interrupt-controller;
  23. interrupt-parent;
  24. #interrupt-cells = <2>;
  25. reg = <0x40008000 0xC000>;
  26. };
  27. /*
  28. * ADC
  29. */
  30. adc@40048000 {
  31. compatible = "nxp,lpc3220-adc";
  32. reg = <0x40048000 0x1000>;
  33. interrupt-parent = <&mic>;
  34. interrupts = <39 4>;
  35. };