uctl.txt 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. * UCTL USB controller glue
  2. Properties:
  3. - compatible: "cavium,octeon-6335-uctl"
  4. Compatibility with all cn6XXX SOCs.
  5. - reg: The base address of the UCTL register bank.
  6. - #address-cells: Must be <2>.
  7. - #size-cells: Must be <2>.
  8. - ranges: Empty to signify direct mapping of the children.
  9. - refclk-frequency: A single cell containing the reference clock
  10. frequency in Hz.
  11. - refclk-type: A string describing the reference clock connection
  12. either "crystal" or "external".
  13. Example:
  14. uctl@118006f000000 {
  15. compatible = "cavium,octeon-6335-uctl";
  16. reg = <0x11800 0x6f000000 0x0 0x100>;
  17. ranges; /* Direct mapping */
  18. #address-cells = <2>;
  19. #size-cells = <2>;
  20. /* 12MHz, 24MHz and 48MHz allowed */
  21. refclk-frequency = <24000000>;
  22. /* Either "crystal" or "external" */
  23. refclk-type = "crystal";
  24. ehci@16f0000000000 {
  25. compatible = "cavium,octeon-6335-ehci","usb-ehci";
  26. reg = <0x16f00 0x00000000 0x0 0x100>;
  27. interrupts = <0 56>;
  28. big-endian-regs;
  29. };
  30. ohci@16f0000000400 {
  31. compatible = "cavium,octeon-6335-ohci","usb-ohci";
  32. reg = <0x16f00 0x00000400 0x0 0x100>;
  33. interrupts = <0 56>;
  34. big-endian-regs;
  35. };
  36. };