sdhci-pxa.txt 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. * Marvell sdhci-pxa v2/v3 controller
  2. This file documents differences between the core properties in mmc.txt
  3. and the properties used by the sdhci-pxav2 and sdhci-pxav3 drivers.
  4. Required properties:
  5. - compatible: Should be "mrvl,pxav2-mmc", "mrvl,pxav3-mmc" or
  6. "marvell,armada-380-sdhci".
  7. - reg:
  8. * for "mrvl,pxav2-mmc" and "mrvl,pxav3-mmc", one register area for
  9. the SDHCI registers.
  10. * for "marvell,armada-380-sdhci", three register areas. The first
  11. one for the SDHCI registers themselves, the second one for the
  12. AXI/Mbus bridge registers of the SDHCI unit, the third one for the
  13. SDIO3 Configuration register
  14. - reg names: should be "sdhci", "mbus", "conf-sdio3". only mandatory
  15. for "marvell,armada-380-sdhci"
  16. - clocks: Array of clocks required for SDHCI; requires at least one for
  17. I/O clock.
  18. - clock-names: Array of names corresponding to clocks property; shall be
  19. "io" for I/O clock and "core" for optional core clock.
  20. Optional properties:
  21. - mrvl,clk-delay-cycles: Specify a number of cycles to delay for tuning.
  22. Example:
  23. sdhci@d4280800 {
  24. compatible = "mrvl,pxav3-mmc";
  25. reg = <0xd4280800 0x800>;
  26. bus-width = <8>;
  27. interrupts = <27>;
  28. clocks = <&chip CLKID_SDIO1XIN>, <&chip CLKID_SDIO1>;
  29. clock-names = "io", "core";
  30. non-removable;
  31. mrvl,clk-delay-cycles = <31>;
  32. };
  33. sdhci@d8000 {
  34. compatible = "marvell,armada-380-sdhci";
  35. reg-names = "sdhci", "mbus", "conf-sdio3";
  36. reg = <0xd8000 0x1000>,
  37. <0xdc000 0x100>;
  38. <0x18454 0x4>;
  39. interrupts = <0 25 0x4>;
  40. clocks = <&gateclk 17>;
  41. clock-names = "io";
  42. mrvl,clk-delay-cycles = <0x1F>;
  43. };