hyp-stub.S 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. /*
  2. * Hypervisor stub
  3. *
  4. * Copyright (C) 2012 ARM Ltd.
  5. * Author: Marc Zyngier <marc.zyngier@arm.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include <linux/init.h>
  20. #include <linux/linkage.h>
  21. #include <linux/irqchip/arm-gic-v3.h>
  22. #include <asm/assembler.h>
  23. #include <asm/ptrace.h>
  24. #include <asm/virt.h>
  25. .text
  26. .pushsection .hyp.text, "ax"
  27. .align 11
  28. ENTRY(__hyp_stub_vectors)
  29. ventry el2_sync_invalid // Synchronous EL2t
  30. ventry el2_irq_invalid // IRQ EL2t
  31. ventry el2_fiq_invalid // FIQ EL2t
  32. ventry el2_error_invalid // Error EL2t
  33. ventry el2_sync_invalid // Synchronous EL2h
  34. ventry el2_irq_invalid // IRQ EL2h
  35. ventry el2_fiq_invalid // FIQ EL2h
  36. ventry el2_error_invalid // Error EL2h
  37. ventry el1_sync // Synchronous 64-bit EL1
  38. ventry el1_irq_invalid // IRQ 64-bit EL1
  39. ventry el1_fiq_invalid // FIQ 64-bit EL1
  40. ventry el1_error_invalid // Error 64-bit EL1
  41. ventry el1_sync_invalid // Synchronous 32-bit EL1
  42. ventry el1_irq_invalid // IRQ 32-bit EL1
  43. ventry el1_fiq_invalid // FIQ 32-bit EL1
  44. ventry el1_error_invalid // Error 32-bit EL1
  45. ENDPROC(__hyp_stub_vectors)
  46. .align 11
  47. el1_sync:
  48. mrs x1, esr_el2
  49. lsr x1, x1, #26
  50. cmp x1, #0x16
  51. b.ne 2f // Not an HVC trap
  52. cbz x0, 1f
  53. msr vbar_el2, x0 // Set vbar_el2
  54. b 2f
  55. 1: mrs x0, vbar_el2 // Return vbar_el2
  56. 2: eret
  57. ENDPROC(el1_sync)
  58. .macro invalid_vector label
  59. \label:
  60. b \label
  61. ENDPROC(\label)
  62. .endm
  63. invalid_vector el2_sync_invalid
  64. invalid_vector el2_irq_invalid
  65. invalid_vector el2_fiq_invalid
  66. invalid_vector el2_error_invalid
  67. invalid_vector el1_sync_invalid
  68. invalid_vector el1_irq_invalid
  69. invalid_vector el1_fiq_invalid
  70. invalid_vector el1_error_invalid
  71. /*
  72. * __hyp_set_vectors: Call this after boot to set the initial hypervisor
  73. * vectors as part of hypervisor installation. On an SMP system, this should
  74. * be called on each CPU.
  75. *
  76. * x0 must be the physical address of the new vector table, and must be
  77. * 2KB aligned.
  78. *
  79. * Before calling this, you must check that the stub hypervisor is installed
  80. * everywhere, by waiting for any secondary CPUs to be brought up and then
  81. * checking that is_hyp_mode_available() is true.
  82. *
  83. * If not, there is a pre-existing hypervisor, some CPUs failed to boot, or
  84. * something else went wrong... in such cases, trying to install a new
  85. * hypervisor is unlikely to work as desired.
  86. *
  87. * When you call into your shiny new hypervisor, sp_el2 will contain junk,
  88. * so you will need to set that to something sensible at the new hypervisor's
  89. * initialisation entry point.
  90. */
  91. ENTRY(__hyp_get_vectors)
  92. mov x0, xzr
  93. // fall through
  94. ENTRY(__hyp_set_vectors)
  95. hvc #0
  96. ret
  97. ENDPROC(__hyp_get_vectors)
  98. ENDPROC(__hyp_set_vectors)