صفحهٔ اصلی گشت‌و‌گذار راهنما
ثبت نام ورود
dingyu
/
CooCenter-System-kernel
1
0
انشعاب 0
پرونده‌ها مشکلات 0 درخواست واکشی 0 ویکی
درخت: e68e7644fa
شاخه‌ها تگ‌ها
CooCenter-Sy...
/
arch
/
blackfin
/
mach-bf548
/
dma.c

dma.c 3.3 KB
تاريخچه خام

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139 
  1. /*
    2. 

  2.  * the simple DMA Implementation for Blackfin
    3. 

  3.  *
    4. 

  4.  * Copyright 2007-2009 Analog Devices Inc.
    5. 

  5.  *
    6. 

  6.  * Licensed under the GPL-2 or later.
    7. 

  7.  */
    8. 

  8. 

  9. #include <linux/module.h>
    10. 

  10. 

  11. #include <asm/blackfin.h>
    12. 

  12. #include <asm/dma.h>
    13. 

  13. 

  14. struct dma_register * const dma_io_base_addr[MAX_DMA_CHANNELS] = {
    15. 

  15. 	(struct dma_register *) DMA0_NEXT_DESC_PTR,
    16. 

  16. 	(struct dma_register *) DMA1_NEXT_DESC_PTR,
    17. 

  17. 	(struct dma_register *) DMA2_NEXT_DESC_PTR,
    18. 

  18. 	(struct dma_register *) DMA3_NEXT_DESC_PTR,
    19. 

  19. 	(struct dma_register *) DMA4_NEXT_DESC_PTR,
    20. 

  20. 	(struct dma_register *) DMA5_NEXT_DESC_PTR,
    21. 

  21. 	(struct dma_register *) DMA6_NEXT_DESC_PTR,
    22. 

  22. 	(struct dma_register *) DMA7_NEXT_DESC_PTR,
    23. 

  23. 	(struct dma_register *) DMA8_NEXT_DESC_PTR,
    24. 

  24. 	(struct dma_register *) DMA9_NEXT_DESC_PTR,
    25. 

  25. 	(struct dma_register *) DMA10_NEXT_DESC_PTR,
    26. 

  26. 	(struct dma_register *) DMA11_NEXT_DESC_PTR,
    27. 

  27. 	(struct dma_register *) DMA12_NEXT_DESC_PTR,
    28. 

  28. 	(struct dma_register *) DMA13_NEXT_DESC_PTR,
    29. 

  29. 	(struct dma_register *) DMA14_NEXT_DESC_PTR,
    30. 

  30. 	(struct dma_register *) DMA15_NEXT_DESC_PTR,
    31. 

  31. 	(struct dma_register *) DMA16_NEXT_DESC_PTR,
    32. 

  32. 	(struct dma_register *) DMA17_NEXT_DESC_PTR,
    33. 

  33. 	(struct dma_register *) DMA18_NEXT_DESC_PTR,
    34. 

  34. 	(struct dma_register *) DMA19_NEXT_DESC_PTR,
    35. 

  35. 	(struct dma_register *) DMA20_NEXT_DESC_PTR,
    36. 

  36. 	(struct dma_register *) DMA21_NEXT_DESC_PTR,
    37. 

  37. 	(struct dma_register *) DMA22_NEXT_DESC_PTR,
    38. 

  38. 	(struct dma_register *) DMA23_NEXT_DESC_PTR,
    39. 

  39. 	(struct dma_register *) MDMA_D0_NEXT_DESC_PTR,
    40. 

  40. 	(struct dma_register *) MDMA_S0_NEXT_DESC_PTR,
    41. 

  41. 	(struct dma_register *) MDMA_D1_NEXT_DESC_PTR,
    42. 

  42. 	(struct dma_register *) MDMA_S1_NEXT_DESC_PTR,
    43. 

  43. 	(struct dma_register *) MDMA_D2_NEXT_DESC_PTR,
    44. 

  44. 	(struct dma_register *) MDMA_S2_NEXT_DESC_PTR,
    45. 

  45. 	(struct dma_register *) MDMA_D3_NEXT_DESC_PTR,
    46. 

  46. 	(struct dma_register *) MDMA_S3_NEXT_DESC_PTR,
    47. 

  47. };
    48. 

  48. EXPORT_SYMBOL(dma_io_base_addr);
    49. 

  49. 

  50. int channel2irq(unsigned int channel)
    51. 

  51. {
    52. 

  52. 	int ret_irq = -1;
    53. 

  53. 

  54. 	switch (channel) {
    55. 

  55. 	case CH_SPORT0_RX:
    56. 

  56. 		ret_irq = IRQ_SPORT0_RX;
    57. 

  57. 		break;
    58. 

  58. 	case CH_SPORT0_TX:
    59. 

  59. 		ret_irq = IRQ_SPORT0_TX;
    60. 

  60. 		break;
    61. 

  61. 	case CH_SPORT1_RX:
    62. 

  62. 		ret_irq = IRQ_SPORT1_RX;
    63. 

  63. 		break;
    64. 

  64. 	case CH_SPORT1_TX:
    65. 

  65. 		ret_irq = IRQ_SPORT1_TX;
    66. 

  66. 		break;
    67. 

  67. 	case CH_SPI0:
    68. 

  68. 		ret_irq = IRQ_SPI0;
    69. 

  69. 		break;
    70. 

  70. 	case CH_SPI1:
    71. 

  71. 		ret_irq = IRQ_SPI1;
    72. 

  72. 		break;
    73. 

  73. 	case CH_UART0_RX:
    74. 

  74. 		ret_irq = IRQ_UART0_RX;
    75. 

  75. 		break;
    76. 

  76. 	case CH_UART0_TX:
    77. 

  77. 		ret_irq = IRQ_UART0_TX;
    78. 

  78. 		break;
    79. 

  79. 	case CH_UART1_RX:
    80. 

  80. 		ret_irq = IRQ_UART1_RX;
    81. 

  81. 		break;
    82. 

  82. 	case CH_UART1_TX:
    83. 

  83. 		ret_irq = IRQ_UART1_TX;
    84. 

  84. 		break;
    85. 

  85. 	case CH_EPPI0:
    86. 

  86. 		ret_irq = IRQ_EPPI0;
    87. 

  87. 		break;
    88. 

  88. 	case CH_EPPI1:
    89. 

  89. 		ret_irq = IRQ_EPPI1;
    90. 

  90. 		break;
    91. 

  91. 	case CH_EPPI2:
    92. 

  92. 		ret_irq = IRQ_EPPI2;
    93. 

  93. 		break;
    94. 

  94. 	case CH_PIXC_IMAGE:
    95. 

  95. 		ret_irq = IRQ_PIXC_IN0;
    96. 

  96. 		break;
    97. 

  97. 	case CH_PIXC_OVERLAY:
    98. 

  98. 		ret_irq = IRQ_PIXC_IN1;
    99. 

  99. 		break;
    100. 

  100. 	case CH_PIXC_OUTPUT:
    101. 

  101. 		ret_irq = IRQ_PIXC_OUT;
    102. 

  102. 		break;
    103. 

  103. 	case CH_SPORT2_RX:
    104. 

  104. 		ret_irq = IRQ_SPORT2_RX;
    105. 

  105. 		break;
    106. 

  106. 	case CH_SPORT2_TX:
    107. 

  107. 		ret_irq = IRQ_SPORT2_TX;
    108. 

  108. 		break;
    109. 

  109. 	case CH_SPORT3_RX:
    110. 

  110. 		ret_irq = IRQ_SPORT3_RX;
    111. 

  111. 		break;
    112. 

  112. 	case CH_SPORT3_TX:
    113. 

  113. 		ret_irq = IRQ_SPORT3_TX;
    114. 

  114. 		break;
    115. 

  115. 	case CH_SDH:
    116. 

  116. 		ret_irq = IRQ_SDH;
    117. 

  117. 		break;
    118. 

  118. 	case CH_SPI2:
    119. 

  119. 		ret_irq = IRQ_SPI2;
    120. 

  120. 		break;
    121. 

  121. 	case CH_MEM_STREAM0_SRC:
    122. 

  122. 	case CH_MEM_STREAM0_DEST:
    123. 

  123. 		ret_irq = IRQ_MDMAS0;
    124. 

  124. 		break;
    125. 

  125. 	case CH_MEM_STREAM1_SRC:
    126. 

  126. 	case CH_MEM_STREAM1_DEST:
    127. 

  127. 		ret_irq = IRQ_MDMAS1;
    128. 

  128. 		break;
    129. 

  129. 	case CH_MEM_STREAM2_SRC:
    130. 

  130. 	case CH_MEM_STREAM2_DEST:
    131. 

  131. 		ret_irq = IRQ_MDMAS2;
    132. 

  132. 		break;
    133. 

  133. 	case CH_MEM_STREAM3_SRC:
    134. 

  134. 	case CH_MEM_STREAM3_DEST:
    135. 

  135. 		ret_irq = IRQ_MDMAS3;
    136. 

  136. 		break;
    137. 

  137. 	}
    138. 

  138. 	return ret_irq;
    139. 

  139. }
    140.