Startsida Utforska Hjälp
Registrera dig Logga in
dingyu
/
CooCenter-System-kernel
1
0
Fork 0
Filer Ärenden 0 Pull-förfrågningar 0 Wiki
Träd: e68e7644fa
Grenar Taggar
CooCenter-Sy...
/
arch
/
ia64
/
kernel
/
perfmon_itanium.h

perfmon_itanium.h 6.7 KB
Historik Rå

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115 
  1. /*
    2. 

  2.  * This file contains the Itanium PMU register description tables
    3. 

  3.  * and pmc checker used by perfmon.c.
    4. 

  4.  *
    5. 

  5.  * Copyright (C) 2002-2003  Hewlett Packard Co
    6. 

  6.  *               Stephane Eranian <eranian@hpl.hp.com>
    7. 

  7.  */
    8. 

  8. static int pfm_ita_pmc_check(struct task_struct *task, pfm_context_t *ctx, unsigned int cnum, unsigned long *val, struct pt_regs *regs);
    9. 

  9. 

  10. static pfm_reg_desc_t pfm_ita_pmc_desc[PMU_MAX_PMCS]={
    11. 

  11. /* pmc0  */ { PFM_REG_CONTROL , 0, 0x1UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    12. 

  12. /* pmc1  */ { PFM_REG_CONTROL , 0, 0x0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    13. 

  13. /* pmc2  */ { PFM_REG_CONTROL , 0, 0x0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    14. 

  14. /* pmc3  */ { PFM_REG_CONTROL , 0, 0x0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    15. 

  15. /* pmc4  */ { PFM_REG_COUNTING, 6, 0x0UL, -1UL, NULL, NULL, {RDEP(4),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    16. 

  16. /* pmc5  */ { PFM_REG_COUNTING, 6, 0x0UL, -1UL, NULL, NULL, {RDEP(5),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    17. 

  17. /* pmc6  */ { PFM_REG_COUNTING, 6, 0x0UL, -1UL, NULL, NULL, {RDEP(6),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    18. 

  18. /* pmc7  */ { PFM_REG_COUNTING, 6, 0x0UL, -1UL, NULL, NULL, {RDEP(7),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    19. 

  19. /* pmc8  */ { PFM_REG_CONFIG  , 0, 0xf00000003ffffff8UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    20. 

  20. /* pmc9  */ { PFM_REG_CONFIG  , 0, 0xf00000003ffffff8UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    21. 

  21. /* pmc10 */ { PFM_REG_MONITOR , 6, 0x0UL, -1UL, NULL, NULL, {RDEP(0)|RDEP(1),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    22. 

  22. /* pmc11 */ { PFM_REG_MONITOR , 6, 0x0000000010000000UL, -1UL, NULL, pfm_ita_pmc_check, {RDEP(2)|RDEP(3)|RDEP(17),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    23. 

  23. /* pmc12 */ { PFM_REG_MONITOR , 6, 0x0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    24. 

  24. /* pmc13 */ { PFM_REG_CONFIG  , 0, 0x0003ffff00000001UL, -1UL, NULL, pfm_ita_pmc_check, {0UL,0UL, 0UL, 0UL}, {0UL,0UL, 0UL, 0UL}},
    25. 

  25. 	    { PFM_REG_END     , 0, 0x0UL, -1UL, NULL, NULL, {0,}, {0,}}, /* end marker */
    26. 

  26. };
    27. 

  27. 

  28. static pfm_reg_desc_t pfm_ita_pmd_desc[PMU_MAX_PMDS]={
    29. 

  29. /* pmd0  */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(1),0UL, 0UL, 0UL}, {RDEP(10),0UL, 0UL, 0UL}},
    30. 

  30. /* pmd1  */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(0),0UL, 0UL, 0UL}, {RDEP(10),0UL, 0UL, 0UL}},
    31. 

  31. /* pmd2  */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(3)|RDEP(17),0UL, 0UL, 0UL}, {RDEP(11),0UL, 0UL, 0UL}},
    32. 

  32. /* pmd3  */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(2)|RDEP(17),0UL, 0UL, 0UL}, {RDEP(11),0UL, 0UL, 0UL}},
    33. 

  33. /* pmd4  */ { PFM_REG_COUNTING, 0, 0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {RDEP(4),0UL, 0UL, 0UL}},
    34. 

  34. /* pmd5  */ { PFM_REG_COUNTING, 0, 0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {RDEP(5),0UL, 0UL, 0UL}},
    35. 

  35. /* pmd6  */ { PFM_REG_COUNTING, 0, 0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {RDEP(6),0UL, 0UL, 0UL}},
    36. 

  36. /* pmd7  */ { PFM_REG_COUNTING, 0, 0UL, -1UL, NULL, NULL, {0UL,0UL, 0UL, 0UL}, {RDEP(7),0UL, 0UL, 0UL}},
    37. 

  37. /* pmd8  */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(9)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    38. 

  38. /* pmd9  */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    39. 

  39. /* pmd10 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    40. 

  40. /* pmd11 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    41. 

  41. /* pmd12 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(11)|RDEP(13)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    42. 

  42. /* pmd13 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(14)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    43. 

  43. /* pmd14 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(15)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    44. 

  44. /* pmd15 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(16),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    45. 

  45. /* pmd16 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(8)|RDEP(9)|RDEP(10)|RDEP(11)|RDEP(12)|RDEP(13)|RDEP(14)|RDEP(15),0UL, 0UL, 0UL}, {RDEP(12),0UL, 0UL, 0UL}},
    46. 

  46. /* pmd17 */ { PFM_REG_BUFFER  , 0, 0UL, -1UL, NULL, NULL, {RDEP(2)|RDEP(3),0UL, 0UL, 0UL}, {RDEP(11),0UL, 0UL, 0UL}},
    47. 

  47. 	    { PFM_REG_END     , 0, 0UL, -1UL, NULL, NULL, {0,}, {0,}}, /* end marker */
    48. 

  48. };
    49. 

  49. 

  50. static int
    51. 

  51. pfm_ita_pmc_check(struct task_struct *task, pfm_context_t *ctx, unsigned int cnum, unsigned long *val, struct pt_regs *regs)
    52. 

  52. {
    53. 

  53. 	int ret;
    54. 

  54. 	int is_loaded;
    55. 

  55. 

  56. 	/* sanitfy check */
    57. 

  57. 	if (ctx == NULL) return -EINVAL;
    58. 

  58. 

  59. 	is_loaded = ctx->ctx_state == PFM_CTX_LOADED || ctx->ctx_state == PFM_CTX_MASKED;
    60. 

  60. 

  61. 	/*
    62. 

  62. 	 * we must clear the (instruction) debug registers if pmc13.ta bit is cleared
    63. 

  63. 	 * before they are written (fl_using_dbreg==0) to avoid picking up stale information.
    64. 

  64. 	 */
    65. 

  65. 	if (cnum == 13 && is_loaded && ((*val & 0x1) == 0UL) && ctx->ctx_fl_using_dbreg == 0) {
    66. 

  66. 

  67. 		DPRINT(("pmc[%d]=0x%lx has active pmc13.ta cleared, clearing ibr\n", cnum, *val));
    68. 

  68. 

  69. 		/* don't mix debug with perfmon */
    70. 

  70. 		if (task && (task->thread.flags & IA64_THREAD_DBG_VALID) != 0) return -EINVAL;
    71. 

  71. 

  72. 		/*
    73. 

  73. 		 * a count of 0 will mark the debug registers as in use and also
    74. 

  74. 		 * ensure that they are properly cleared.
    75. 

  75. 		 */
    76. 

  76. 		ret = pfm_write_ibr_dbr(1, ctx, NULL, 0, regs);
    77. 

  77. 		if (ret) return ret;
    78. 

  78. 	}
    79. 

  79. 

  80. 	/*
    81. 

  81. 	 * we must clear the (data) debug registers if pmc11.pt bit is cleared
    82. 

  82. 	 * before they are written (fl_using_dbreg==0) to avoid picking up stale information.
    83. 

  83. 	 */
    84. 

  84. 	if (cnum == 11 && is_loaded && ((*val >> 28)& 0x1) == 0 && ctx->ctx_fl_using_dbreg == 0) {
    85. 

  85. 

  86. 		DPRINT(("pmc[%d]=0x%lx has active pmc11.pt cleared, clearing dbr\n", cnum, *val));
    87. 

  87. 

  88. 		/* don't mix debug with perfmon */
    89. 

  89. 		if (task && (task->thread.flags & IA64_THREAD_DBG_VALID) != 0) return -EINVAL;
    90. 

  90. 

  91. 		/*
    92. 

  92. 		 * a count of 0 will mark the debug registers as in use and also
    93. 

  93. 		 * ensure that they are properly cleared.
    94. 

  94. 		 */
    95. 

  95. 		ret = pfm_write_ibr_dbr(0, ctx, NULL, 0, regs);
    96. 

  96. 		if (ret) return ret;
    97. 

  97. 	}
    98. 

  98. 	return 0;
    99. 

  99. }
    100. 

  100. 

  101. /*
    102. 

  102.  * impl_pmcs, impl_pmds are computed at runtime to minimize errors!
    103. 

  103.  */
    104. 

  104. static pmu_config_t pmu_conf_ita={
    105. 

  105. 	.pmu_name      = "Itanium",
    106. 

  106. 	.pmu_family    = 0x7,
    107. 

  107. 	.ovfl_val      = (1UL << 32) - 1,
    108. 

  108. 	.pmd_desc      = pfm_ita_pmd_desc,
    109. 

  109. 	.pmc_desc      = pfm_ita_pmc_desc,
    110. 

  110. 	.num_ibrs      = 8,
    111. 

  111. 	.num_dbrs      = 8,
    112. 

  112. 	.use_rr_dbregs = 1, /* debug register are use for range retrictions */
    113. 

  113. };
    114. 

  114. 

  115.