irq.c 2.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /*
  2. * Copyright (C) 2004 Florian Schirmer <jolt@tuxbox.org>
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the
  6. * Free Software Foundation; either version 2 of the License, or (at your
  7. * option) any later version.
  8. *
  9. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  10. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  12. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  13. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  14. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  15. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  16. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  17. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  18. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  19. *
  20. * You should have received a copy of the GNU General Public License along
  21. * with this program; if not, write to the Free Software Foundation, Inc.,
  22. * 675 Mass Ave, Cambridge, MA 02139, USA.
  23. */
  24. #include "bcm47xx_private.h"
  25. #include <linux/types.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/irq.h>
  28. #include <asm/setup.h>
  29. #include <asm/irq_cpu.h>
  30. #include <bcm47xx.h>
  31. asmlinkage void plat_irq_dispatch(void)
  32. {
  33. u32 cause;
  34. cause = read_c0_cause() & read_c0_status() & CAUSEF_IP;
  35. clear_c0_status(cause);
  36. if (cause & CAUSEF_IP7)
  37. do_IRQ(7);
  38. if (cause & CAUSEF_IP2)
  39. do_IRQ(2);
  40. if (cause & CAUSEF_IP3)
  41. do_IRQ(3);
  42. if (cause & CAUSEF_IP4)
  43. do_IRQ(4);
  44. if (cause & CAUSEF_IP5)
  45. do_IRQ(5);
  46. if (cause & CAUSEF_IP6)
  47. do_IRQ(6);
  48. }
  49. #define DEFINE_HWx_IRQDISPATCH(x) \
  50. static void bcm47xx_hw ## x ## _irqdispatch(void) \
  51. { \
  52. do_IRQ(x); \
  53. }
  54. DEFINE_HWx_IRQDISPATCH(2)
  55. DEFINE_HWx_IRQDISPATCH(3)
  56. DEFINE_HWx_IRQDISPATCH(4)
  57. DEFINE_HWx_IRQDISPATCH(5)
  58. DEFINE_HWx_IRQDISPATCH(6)
  59. DEFINE_HWx_IRQDISPATCH(7)
  60. void __init arch_init_irq(void)
  61. {
  62. /*
  63. * This is the first arch callback after mm_init (we can use kmalloc),
  64. * so let's finish bus initialization now.
  65. */
  66. bcm47xx_bus_setup();
  67. #ifdef CONFIG_BCM47XX_BCMA
  68. if (bcm47xx_bus_type == BCM47XX_BUS_TYPE_BCMA) {
  69. bcma_write32(bcm47xx_bus.bcma.bus.drv_mips.core,
  70. BCMA_MIPS_MIPS74K_INTMASK(5), 1 << 31);
  71. /*
  72. * the kernel reads the timer irq from some register and thinks
  73. * it's #5, but we offset it by 2 and route to #7
  74. */
  75. cp0_compare_irq = 7;
  76. }
  77. #endif
  78. mips_cpu_irq_init();
  79. if (cpu_has_vint) {
  80. pr_info("Setting up vectored interrupts\n");
  81. set_vi_handler(2, bcm47xx_hw2_irqdispatch);
  82. set_vi_handler(3, bcm47xx_hw3_irqdispatch);
  83. set_vi_handler(4, bcm47xx_hw4_irqdispatch);
  84. set_vi_handler(5, bcm47xx_hw5_irqdispatch);
  85. set_vi_handler(6, bcm47xx_hw6_irqdispatch);
  86. set_vi_handler(7, bcm47xx_hw7_irqdispatch);
  87. }
  88. }