processor.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435
  1. /*
  2. * Initial setup-routines for HP 9000 based hardware.
  3. *
  4. * Copyright (C) 1991, 1992, 1995 Linus Torvalds
  5. * Modifications for PA-RISC (C) 1999-2008 Helge Deller <deller@gmx.de>
  6. * Modifications copyright 1999 SuSE GmbH (Philipp Rumpf)
  7. * Modifications copyright 2000 Martin K. Petersen <mkp@mkp.net>
  8. * Modifications copyright 2000 Philipp Rumpf <prumpf@tux.org>
  9. * Modifications copyright 2001 Ryan Bradetich <rbradetich@uswest.net>
  10. *
  11. * Initial PA-RISC Version: 04-23-1999 by Helge Deller
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2, or (at your option)
  16. * any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. *
  27. */
  28. #include <linux/delay.h>
  29. #include <linux/init.h>
  30. #include <linux/mm.h>
  31. #include <linux/module.h>
  32. #include <linux/seq_file.h>
  33. #include <linux/slab.h>
  34. #include <linux/cpu.h>
  35. #include <asm/param.h>
  36. #include <asm/cache.h>
  37. #include <asm/hardware.h> /* for register_parisc_driver() stuff */
  38. #include <asm/processor.h>
  39. #include <asm/page.h>
  40. #include <asm/pdc.h>
  41. #include <asm/pdcpat.h>
  42. #include <asm/irq.h> /* for struct irq_region */
  43. #include <asm/parisc-device.h>
  44. struct system_cpuinfo_parisc boot_cpu_data __read_mostly;
  45. EXPORT_SYMBOL(boot_cpu_data);
  46. DEFINE_PER_CPU(struct cpuinfo_parisc, cpu_data);
  47. extern int update_cr16_clocksource(void); /* from time.c */
  48. /*
  49. ** PARISC CPU driver - claim "device" and initialize CPU data structures.
  50. **
  51. ** Consolidate per CPU initialization into (mostly) one module.
  52. ** Monarch CPU will initialize boot_cpu_data which shouldn't
  53. ** change once the system has booted.
  54. **
  55. ** The callback *should* do per-instance initialization of
  56. ** everything including the monarch. "Per CPU" init code in
  57. ** setup.c:start_parisc() has migrated here and start_parisc()
  58. ** will call register_parisc_driver(&cpu_driver) before calling do_inventory().
  59. **
  60. ** The goal of consolidating CPU initialization into one place is
  61. ** to make sure all CPUs get initialized the same way.
  62. ** The code path not shared is how PDC hands control of the CPU to the OS.
  63. ** The initialization of OS data structures is the same (done below).
  64. */
  65. /**
  66. * init_cpu_profiler - enable/setup per cpu profiling hooks.
  67. * @cpunum: The processor instance.
  68. *
  69. * FIXME: doesn't do much yet...
  70. */
  71. static void
  72. init_percpu_prof(unsigned long cpunum)
  73. {
  74. struct cpuinfo_parisc *p;
  75. p = &per_cpu(cpu_data, cpunum);
  76. p->prof_counter = 1;
  77. p->prof_multiplier = 1;
  78. }
  79. /**
  80. * processor_probe - Determine if processor driver should claim this device.
  81. * @dev: The device which has been found.
  82. *
  83. * Determine if processor driver should claim this chip (return 0) or not
  84. * (return 1). If so, initialize the chip and tell other partners in crime
  85. * they have work to do.
  86. */
  87. static int processor_probe(struct parisc_device *dev)
  88. {
  89. unsigned long txn_addr;
  90. unsigned long cpuid;
  91. struct cpuinfo_parisc *p;
  92. #ifdef CONFIG_SMP
  93. if (num_online_cpus() >= nr_cpu_ids) {
  94. printk(KERN_INFO "num_online_cpus() >= nr_cpu_ids\n");
  95. return 1;
  96. }
  97. #else
  98. if (boot_cpu_data.cpu_count > 0) {
  99. printk(KERN_INFO "CONFIG_SMP=n ignoring additional CPUs\n");
  100. return 1;
  101. }
  102. #endif
  103. /* logical CPU ID and update global counter
  104. * May get overwritten by PAT code.
  105. */
  106. cpuid = boot_cpu_data.cpu_count;
  107. txn_addr = dev->hpa.start; /* for legacy PDC */
  108. #ifdef CONFIG_64BIT
  109. if (is_pdc_pat()) {
  110. ulong status;
  111. unsigned long bytecnt;
  112. pdc_pat_cell_mod_maddr_block_t *pa_pdc_cell;
  113. #undef USE_PAT_CPUID
  114. #ifdef USE_PAT_CPUID
  115. struct pdc_pat_cpu_num cpu_info;
  116. #endif
  117. pa_pdc_cell = kmalloc(sizeof (*pa_pdc_cell), GFP_KERNEL);
  118. if (!pa_pdc_cell)
  119. panic("couldn't allocate memory for PDC_PAT_CELL!");
  120. status = pdc_pat_cell_module(&bytecnt, dev->pcell_loc,
  121. dev->mod_index, PA_VIEW, pa_pdc_cell);
  122. BUG_ON(PDC_OK != status);
  123. /* verify it's the same as what do_pat_inventory() found */
  124. BUG_ON(dev->mod_info != pa_pdc_cell->mod_info);
  125. BUG_ON(dev->pmod_loc != pa_pdc_cell->mod_location);
  126. txn_addr = pa_pdc_cell->mod[0]; /* id_eid for IO sapic */
  127. kfree(pa_pdc_cell);
  128. #ifdef USE_PAT_CPUID
  129. /* We need contiguous numbers for cpuid. Firmware's notion
  130. * of cpuid is for physical CPUs and we just don't care yet.
  131. * We'll care when we need to query PAT PDC about a CPU *after*
  132. * boot time (ie shutdown a CPU from an OS perspective).
  133. */
  134. /* get the cpu number */
  135. status = pdc_pat_cpu_get_number(&cpu_info, dev->hpa.start);
  136. BUG_ON(PDC_OK != status);
  137. if (cpu_info.cpu_num >= NR_CPUS) {
  138. printk(KERN_WARNING "IGNORING CPU at 0x%x,"
  139. " cpu_slot_id > NR_CPUS"
  140. " (%ld > %d)\n",
  141. dev->hpa.start, cpu_info.cpu_num, NR_CPUS);
  142. /* Ignore CPU since it will only crash */
  143. boot_cpu_data.cpu_count--;
  144. return 1;
  145. } else {
  146. cpuid = cpu_info.cpu_num;
  147. }
  148. #endif
  149. }
  150. #endif
  151. p = &per_cpu(cpu_data, cpuid);
  152. boot_cpu_data.cpu_count++;
  153. /* initialize counters - CPU 0 gets it_value set in time_init() */
  154. if (cpuid)
  155. memset(p, 0, sizeof(struct cpuinfo_parisc));
  156. p->loops_per_jiffy = loops_per_jiffy;
  157. p->dev = dev; /* Save IODC data in case we need it */
  158. p->hpa = dev->hpa.start; /* save CPU hpa */
  159. p->cpuid = cpuid; /* save CPU id */
  160. p->txn_addr = txn_addr; /* save CPU IRQ address */
  161. #ifdef CONFIG_SMP
  162. /*
  163. ** FIXME: review if any other initialization is clobbered
  164. ** for boot_cpu by the above memset().
  165. */
  166. init_percpu_prof(cpuid);
  167. #endif
  168. /*
  169. ** CONFIG_SMP: init_smp_config() will attempt to get CPUs into
  170. ** OS control. RENDEZVOUS is the default state - see mem_set above.
  171. ** p->state = STATE_RENDEZVOUS;
  172. */
  173. #if 0
  174. /* CPU 0 IRQ table is statically allocated/initialized */
  175. if (cpuid) {
  176. struct irqaction actions[];
  177. /*
  178. ** itimer and ipi IRQ handlers are statically initialized in
  179. ** arch/parisc/kernel/irq.c. ie Don't need to register them.
  180. */
  181. actions = kmalloc(sizeof(struct irqaction)*MAX_CPU_IRQ, GFP_ATOMIC);
  182. if (!actions) {
  183. /* not getting it's own table, share with monarch */
  184. actions = cpu_irq_actions[0];
  185. }
  186. cpu_irq_actions[cpuid] = actions;
  187. }
  188. #endif
  189. /*
  190. * Bring this CPU up now! (ignore bootstrap cpuid == 0)
  191. */
  192. #ifdef CONFIG_SMP
  193. if (cpuid) {
  194. set_cpu_present(cpuid, true);
  195. cpu_up(cpuid);
  196. }
  197. #endif
  198. /* If we've registered more than one cpu,
  199. * we'll use the jiffies clocksource since cr16
  200. * is not synchronized between CPUs.
  201. */
  202. update_cr16_clocksource();
  203. return 0;
  204. }
  205. /**
  206. * collect_boot_cpu_data - Fill the boot_cpu_data structure.
  207. *
  208. * This function collects and stores the generic processor information
  209. * in the boot_cpu_data structure.
  210. */
  211. void __init collect_boot_cpu_data(void)
  212. {
  213. memset(&boot_cpu_data, 0, sizeof(boot_cpu_data));
  214. boot_cpu_data.cpu_hz = 100 * PAGE0->mem_10msec; /* Hz of this PARISC */
  215. /* get CPU-Model Information... */
  216. #define p ((unsigned long *)&boot_cpu_data.pdc.model)
  217. if (pdc_model_info(&boot_cpu_data.pdc.model) == PDC_OK)
  218. printk(KERN_INFO
  219. "model %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
  220. p[0], p[1], p[2], p[3], p[4], p[5], p[6], p[7], p[8]);
  221. #undef p
  222. if (pdc_model_versions(&boot_cpu_data.pdc.versions, 0) == PDC_OK)
  223. printk(KERN_INFO "vers %08lx\n",
  224. boot_cpu_data.pdc.versions);
  225. if (pdc_model_cpuid(&boot_cpu_data.pdc.cpuid) == PDC_OK)
  226. printk(KERN_INFO "CPUID vers %ld rev %ld (0x%08lx)\n",
  227. (boot_cpu_data.pdc.cpuid >> 5) & 127,
  228. boot_cpu_data.pdc.cpuid & 31,
  229. boot_cpu_data.pdc.cpuid);
  230. if (pdc_model_capabilities(&boot_cpu_data.pdc.capabilities) == PDC_OK)
  231. printk(KERN_INFO "capabilities 0x%lx\n",
  232. boot_cpu_data.pdc.capabilities);
  233. if (pdc_model_sysmodel(boot_cpu_data.pdc.sys_model_name) == PDC_OK)
  234. printk(KERN_INFO "model %s\n",
  235. boot_cpu_data.pdc.sys_model_name);
  236. boot_cpu_data.hversion = boot_cpu_data.pdc.model.hversion;
  237. boot_cpu_data.sversion = boot_cpu_data.pdc.model.sversion;
  238. boot_cpu_data.cpu_type = parisc_get_cpu_type(boot_cpu_data.hversion);
  239. boot_cpu_data.cpu_name = cpu_name_version[boot_cpu_data.cpu_type][0];
  240. boot_cpu_data.family_name = cpu_name_version[boot_cpu_data.cpu_type][1];
  241. }
  242. /**
  243. * init_per_cpu - Handle individual processor initializations.
  244. * @cpunum: logical processor number.
  245. *
  246. * This function handles initialization for *every* CPU
  247. * in the system:
  248. *
  249. * o Set "default" CPU width for trap handlers
  250. *
  251. * o Enable FP coprocessor
  252. * REVISIT: this could be done in the "code 22" trap handler.
  253. * (frowands idea - that way we know which processes need FP
  254. * registers saved on the interrupt stack.)
  255. * NEWS FLASH: wide kernels need FP coprocessor enabled to handle
  256. * formatted printing of %lx for example (double divides I think)
  257. *
  258. * o Enable CPU profiling hooks.
  259. */
  260. int init_per_cpu(int cpunum)
  261. {
  262. int ret;
  263. struct pdc_coproc_cfg coproc_cfg;
  264. set_firmware_width();
  265. ret = pdc_coproc_cfg(&coproc_cfg);
  266. if(ret >= 0 && coproc_cfg.ccr_functional) {
  267. mtctl(coproc_cfg.ccr_functional, 10); /* 10 == Coprocessor Control Reg */
  268. /* FWIW, FP rev/model is a more accurate way to determine
  269. ** CPU type. CPU rev/model has some ambiguous cases.
  270. */
  271. per_cpu(cpu_data, cpunum).fp_rev = coproc_cfg.revision;
  272. per_cpu(cpu_data, cpunum).fp_model = coproc_cfg.model;
  273. printk(KERN_INFO "FP[%d] enabled: Rev %ld Model %ld\n",
  274. cpunum, coproc_cfg.revision, coproc_cfg.model);
  275. /*
  276. ** store status register to stack (hopefully aligned)
  277. ** and clear the T-bit.
  278. */
  279. asm volatile ("fstd %fr0,8(%sp)");
  280. } else {
  281. printk(KERN_WARNING "WARNING: No FP CoProcessor?!"
  282. " (coproc_cfg.ccr_functional == 0x%lx, expected 0xc0)\n"
  283. #ifdef CONFIG_64BIT
  284. "Halting Machine - FP required\n"
  285. #endif
  286. , coproc_cfg.ccr_functional);
  287. #ifdef CONFIG_64BIT
  288. mdelay(100); /* previous chars get pushed to console */
  289. panic("FP CoProc not reported");
  290. #endif
  291. }
  292. /* FUTURE: Enable Performance Monitor : ccr bit 0x20 */
  293. init_percpu_prof(cpunum);
  294. return ret;
  295. }
  296. /*
  297. * Display CPU info for all CPUs.
  298. */
  299. int
  300. show_cpuinfo (struct seq_file *m, void *v)
  301. {
  302. unsigned long cpu;
  303. for_each_online_cpu(cpu) {
  304. const struct cpuinfo_parisc *cpuinfo = &per_cpu(cpu_data, cpu);
  305. #ifdef CONFIG_SMP
  306. if (0 == cpuinfo->hpa)
  307. continue;
  308. #endif
  309. seq_printf(m, "processor\t: %lu\n"
  310. "cpu family\t: PA-RISC %s\n",
  311. cpu, boot_cpu_data.family_name);
  312. seq_printf(m, "cpu\t\t: %s\n", boot_cpu_data.cpu_name );
  313. /* cpu MHz */
  314. seq_printf(m, "cpu MHz\t\t: %d.%06d\n",
  315. boot_cpu_data.cpu_hz / 1000000,
  316. boot_cpu_data.cpu_hz % 1000000 );
  317. seq_printf(m, "capabilities\t:");
  318. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS32)
  319. seq_puts(m, " os32");
  320. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS64)
  321. seq_puts(m, " os64");
  322. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_IOPDIR_FDC)
  323. seq_puts(m, " iopdir_fdc");
  324. switch (boot_cpu_data.pdc.capabilities & PDC_MODEL_NVA_MASK) {
  325. case PDC_MODEL_NVA_SUPPORTED:
  326. seq_puts(m, " nva_supported");
  327. break;
  328. case PDC_MODEL_NVA_SLOW:
  329. seq_puts(m, " nva_slow");
  330. break;
  331. case PDC_MODEL_NVA_UNSUPPORTED:
  332. seq_puts(m, " needs_equivalent_aliasing");
  333. break;
  334. }
  335. seq_printf(m, " (0x%02lx)\n", boot_cpu_data.pdc.capabilities);
  336. seq_printf(m, "model\t\t: %s\n"
  337. "model name\t: %s\n",
  338. boot_cpu_data.pdc.sys_model_name,
  339. cpuinfo->dev ?
  340. cpuinfo->dev->name : "Unknown");
  341. seq_printf(m, "hversion\t: 0x%08x\n"
  342. "sversion\t: 0x%08x\n",
  343. boot_cpu_data.hversion,
  344. boot_cpu_data.sversion );
  345. /* print cachesize info */
  346. show_cache_info(m);
  347. seq_printf(m, "bogomips\t: %lu.%02lu\n",
  348. cpuinfo->loops_per_jiffy / (500000 / HZ),
  349. (cpuinfo->loops_per_jiffy / (5000 / HZ)) % 100);
  350. seq_printf(m, "software id\t: %ld\n\n",
  351. boot_cpu_data.pdc.model.sw_id);
  352. }
  353. return 0;
  354. }
  355. static const struct parisc_device_id processor_tbl[] = {
  356. { HPHW_NPROC, HVERSION_REV_ANY_ID, HVERSION_ANY_ID, SVERSION_ANY_ID },
  357. { 0, }
  358. };
  359. static struct parisc_driver cpu_driver = {
  360. .name = "CPU",
  361. .id_table = processor_tbl,
  362. .probe = processor_probe
  363. };
  364. /**
  365. * processor_init - Processor initialization procedure.
  366. *
  367. * Register this driver.
  368. */
  369. void __init processor_init(void)
  370. {
  371. register_parisc_driver(&cpu_driver);
  372. }