pq2fads.dts 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247
  1. /*
  2. * Device Tree for the PQ2FADS-ZU board with an MPC8280 chip.
  3. *
  4. * Copyright 2007,2008 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /dts-v1/;
  12. / {
  13. model = "pq2fads";
  14. compatible = "fsl,pq2fads";
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. aliases {
  18. ethernet0 = &enet0;
  19. ethernet1 = &enet1;
  20. serial0 = &serial0;
  21. serial1 = &serial1;
  22. pci0 = &pci0;
  23. };
  24. cpus {
  25. #address-cells = <1>;
  26. #size-cells = <0>;
  27. cpu@0 {
  28. device_type = "cpu";
  29. reg = <0x0>;
  30. d-cache-line-size = <32>;
  31. i-cache-line-size = <32>;
  32. d-cache-size = <16384>;
  33. i-cache-size = <16384>;
  34. timebase-frequency = <0>;
  35. clock-frequency = <0>;
  36. };
  37. };
  38. memory {
  39. device_type = "memory";
  40. reg = <0x0 0x0>;
  41. };
  42. localbus@f0010100 {
  43. compatible = "fsl,mpc8280-localbus",
  44. "fsl,pq2-localbus";
  45. #address-cells = <2>;
  46. #size-cells = <1>;
  47. reg = <0xf0010100 0x60>;
  48. ranges = <0x0 0x0 0xff800000 0x800000
  49. 0x1 0x0 0xf4500000 0x8000
  50. 0x8 0x0 0xf8200000 0x8000>;
  51. flash@0,0 {
  52. compatible = "jedec-flash";
  53. reg = <0x0 0x0 0x800000>;
  54. bank-width = <4>;
  55. device-width = <1>;
  56. };
  57. bcsr@1,0 {
  58. reg = <0x1 0x0 0x20>;
  59. compatible = "fsl,pq2fads-bcsr";
  60. };
  61. PCI_PIC: pic@8,0 {
  62. #interrupt-cells = <1>;
  63. interrupt-controller;
  64. reg = <0x8 0x0 0x8>;
  65. compatible = "fsl,pq2ads-pci-pic";
  66. interrupt-parent = <&PIC>;
  67. interrupts = <24 8>;
  68. };
  69. };
  70. pci0: pci@f0010800 {
  71. device_type = "pci";
  72. reg = <0xf0010800 0x10c 0xf00101ac 0x8 0xf00101c4 0x8>;
  73. compatible = "fsl,mpc8280-pci", "fsl,pq2-pci";
  74. #interrupt-cells = <1>;
  75. #size-cells = <2>;
  76. #address-cells = <3>;
  77. clock-frequency = <66000000>;
  78. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  79. interrupt-map = <
  80. /* IDSEL 0x16 */
  81. 0xb000 0x0 0x0 0x1 &PCI_PIC 0
  82. 0xb000 0x0 0x0 0x2 &PCI_PIC 1
  83. 0xb000 0x0 0x0 0x3 &PCI_PIC 2
  84. 0xb000 0x0 0x0 0x4 &PCI_PIC 3
  85. /* IDSEL 0x17 */
  86. 0xb800 0x0 0x0 0x1 &PCI_PIC 4
  87. 0xb800 0x0 0x0 0x2 &PCI_PIC 5
  88. 0xb800 0x0 0x0 0x3 &PCI_PIC 6
  89. 0xb800 0x0 0x0 0x4 &PCI_PIC 7
  90. /* IDSEL 0x18 */
  91. 0xc000 0x0 0x0 0x1 &PCI_PIC 8
  92. 0xc000 0x0 0x0 0x2 &PCI_PIC 9
  93. 0xc000 0x0 0x0 0x3 &PCI_PIC 10
  94. 0xc000 0x0 0x0 0x4 &PCI_PIC 11>;
  95. interrupt-parent = <&PIC>;
  96. interrupts = <18 8>;
  97. ranges = <0x42000000 0x0 0x80000000 0x80000000 0x0 0x20000000
  98. 0x2000000 0x0 0xa0000000 0xa0000000 0x0 0x20000000
  99. 0x1000000 0x0 0x0 0xf6000000 0x0 0x2000000>;
  100. };
  101. soc@f0000000 {
  102. #address-cells = <1>;
  103. #size-cells = <1>;
  104. device_type = "soc";
  105. compatible = "fsl,mpc8280", "fsl,pq2-soc";
  106. ranges = <0x0 0xf0000000 0x53000>;
  107. // Temporary -- will go away once kernel uses ranges for get_immrbase().
  108. reg = <0xf0000000 0x53000>;
  109. cpm@119c0 {
  110. #address-cells = <1>;
  111. #size-cells = <1>;
  112. #interrupt-cells = <2>;
  113. compatible = "fsl,mpc8280-cpm", "fsl,cpm2";
  114. reg = <0x119c0 0x30>;
  115. ranges;
  116. muram@0 {
  117. #address-cells = <1>;
  118. #size-cells = <1>;
  119. ranges = <0x0 0x0 0x10000>;
  120. data@0 {
  121. compatible = "fsl,cpm-muram-data";
  122. reg = <0x0 0x2000 0x9800 0x800>;
  123. };
  124. };
  125. brg@119f0 {
  126. compatible = "fsl,mpc8280-brg",
  127. "fsl,cpm2-brg",
  128. "fsl,cpm-brg";
  129. reg = <0x119f0 0x10 0x115f0 0x10>;
  130. };
  131. serial0: serial@11a00 {
  132. device_type = "serial";
  133. compatible = "fsl,mpc8280-scc-uart",
  134. "fsl,cpm2-scc-uart";
  135. reg = <0x11a00 0x20 0x8000 0x100>;
  136. interrupts = <40 8>;
  137. interrupt-parent = <&PIC>;
  138. fsl,cpm-brg = <1>;
  139. fsl,cpm-command = <0x800000>;
  140. };
  141. serial1: serial@11a20 {
  142. device_type = "serial";
  143. compatible = "fsl,mpc8280-scc-uart",
  144. "fsl,cpm2-scc-uart";
  145. reg = <0x11a20 0x20 0x8100 0x100>;
  146. interrupts = <41 8>;
  147. interrupt-parent = <&PIC>;
  148. fsl,cpm-brg = <2>;
  149. fsl,cpm-command = <0x4a00000>;
  150. };
  151. enet0: ethernet@11320 {
  152. device_type = "network";
  153. compatible = "fsl,mpc8280-fcc-enet",
  154. "fsl,cpm2-fcc-enet";
  155. reg = <0x11320 0x20 0x8500 0x100 0x113b0 0x1>;
  156. interrupts = <33 8>;
  157. interrupt-parent = <&PIC>;
  158. phy-handle = <&PHY0>;
  159. linux,network-index = <0>;
  160. fsl,cpm-command = <0x16200300>;
  161. };
  162. enet1: ethernet@11340 {
  163. device_type = "network";
  164. compatible = "fsl,mpc8280-fcc-enet",
  165. "fsl,cpm2-fcc-enet";
  166. reg = <0x11340 0x20 0x8600 0x100 0x113d0 0x1>;
  167. interrupts = <34 8>;
  168. interrupt-parent = <&PIC>;
  169. phy-handle = <&PHY1>;
  170. linux,network-index = <1>;
  171. fsl,cpm-command = <0x1a400300>;
  172. local-mac-address = [00 e0 0c 00 79 01];
  173. };
  174. mdio@10d40 {
  175. compatible = "fsl,pq2fads-mdio-bitbang",
  176. "fsl,mpc8280-mdio-bitbang",
  177. "fsl,cpm2-mdio-bitbang";
  178. #address-cells = <1>;
  179. #size-cells = <0>;
  180. reg = <0x10d40 0x14>;
  181. fsl,mdio-pin = <9>;
  182. fsl,mdc-pin = <10>;
  183. PHY0: ethernet-phy@0 {
  184. interrupt-parent = <&PIC>;
  185. interrupts = <25 2>;
  186. reg = <0x0>;
  187. };
  188. PHY1: ethernet-phy@1 {
  189. interrupt-parent = <&PIC>;
  190. interrupts = <25 2>;
  191. reg = <0x3>;
  192. };
  193. };
  194. usb@11b60 {
  195. #address-cells = <1>;
  196. #size-cells = <0>;
  197. compatible = "fsl,mpc8280-usb",
  198. "fsl,cpm2-usb";
  199. reg = <0x11b60 0x18 0x8b00 0x100>;
  200. interrupt-parent = <&PIC>;
  201. interrupts = <11 8>;
  202. fsl,cpm-command = <0x2e600000>;
  203. };
  204. };
  205. PIC: interrupt-controller@10c00 {
  206. #interrupt-cells = <2>;
  207. interrupt-controller;
  208. reg = <0x10c00 0x80>;
  209. compatible = "fsl,mpc8280-pic", "fsl,cpm2-pic";
  210. };
  211. };
  212. chosen {
  213. linux,stdout-path = "/soc/cpm/serial@11a00";
  214. };
  215. };