Startsida Utforska Hjälp
Registrera dig Logga in
dingyu
/
CooCenter-System-kernel
1
0
Fork 0
Filer Ärenden 0 Pull-förfrågningar 0 Wiki
Träd: e68e7644fa
Grenar Taggar
CooCenter-Sy...
/
arch
/
powerpc
/
include
/
asm
/
heathrow.h

heathrow.h 2.5 KB
Historik Rå

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667 
  1. #ifndef _ASM_POWERPC_HEATHROW_H
    2. 

  2. #define _ASM_POWERPC_HEATHROW_H
    3. 

  3. #ifdef __KERNEL__
    4. 

  4. /*
    5. 

  5.  * heathrow.h: definitions for using the "Heathrow" I/O controller chip.
    6. 

  6.  *
    7. 

  7.  * Grabbed from Open Firmware definitions on a PowerBook G3 Series
    8. 

  8.  *
    9. 

  9.  * Copyright (C) 1997 Paul Mackerras.
    10. 

  10.  */
    11. 

  11. 

  12. /* Front light color on Yikes/B&W G3. 32 bits */
    13. 

  13. #define HEATHROW_FRONT_LIGHT		0x32 /* (set to 0 or 0xffffffff) */
    14. 

  14. 

  15. /* Brightness/contrast (gossamer iMac ?). 8 bits */
    16. 

  16. #define HEATHROW_BRIGHTNESS_CNTL	0x32
    17. 

  17. #define HEATHROW_CONTRAST_CNTL		0x33
    18. 

  18. 

  19. /* offset from ohare base for feature control register */
    20. 

  20. #define HEATHROW_MBCR			0x34	/* Media bay control */
    21. 

  21. #define HEATHROW_FCR			0x38	/* Feature control */
    22. 

  22. #define HEATHROW_AUX_CNTL_REG		0x3c	/* Aux control */
    23. 

  23. 

  24. /*
    25. 

  25.  * Bits in feature control register.
    26. 

  26.  * Bits postfixed with a _N are in inverse logic
    27. 

  27.  */
    28. 

  28. #define HRW_SCC_TRANS_EN_N	0x00000001	/* Also controls modem power */
    29. 

  29. #define HRW_BAY_POWER_N		0x00000002
    30. 

  30. #define HRW_BAY_PCI_ENABLE	0x00000004
    31. 

  31. #define HRW_BAY_IDE_ENABLE	0x00000008
    32. 

  32. #define HRW_BAY_FLOPPY_ENABLE	0x00000010
    33. 

  33. #define HRW_IDE0_ENABLE		0x00000020
    34. 

  34. #define HRW_IDE0_RESET_N	0x00000040
    35. 

  35. #define HRW_BAY_DEV_MASK	0x0000001c
    36. 

  36. #define HRW_BAY_RESET_N		0x00000080
    37. 

  37. #define HRW_IOBUS_ENABLE	0x00000100	/* Internal IDE ? */
    38. 

  38. #define HRW_SCC_ENABLE		0x00000200
    39. 

  39. #define HRW_MESH_ENABLE		0x00000400
    40. 

  40. #define HRW_SWIM_ENABLE		0x00000800
    41. 

  41. #define HRW_SOUND_POWER_N	0x00001000
    42. 

  42. #define HRW_SOUND_CLK_ENABLE	0x00002000
    43. 

  43. #define HRW_SCCA_IO		0x00004000
    44. 

  44. #define HRW_SCCB_IO		0x00008000
    45. 

  45. #define HRW_PORT_OR_DESK_VIA_N	0x00010000	/* This one is 0 on PowerBook */
    46. 

  46. #define HRW_PWM_MON_ID_N	0x00020000	/* ??? (0) */
    47. 

  47. #define HRW_HOOK_MB_CNT_N	0x00040000	/* ??? (0) */
    48. 

  48. #define HRW_SWIM_CLONE_FLOPPY	0x00080000	/* ??? (0) */
    49. 

  49. #define HRW_AUD_RUN22		0x00100000	/* ??? (1) */
    50. 

  50. #define HRW_SCSI_LINK_MODE	0x00200000	/* Read ??? (1) */
    51. 

  51. #define HRW_ARB_BYPASS		0x00400000	/* Disable internal PCI arbitrer */
    52. 

  52. #define HRW_IDE1_RESET_N	0x00800000	/* Media bay */
    53. 

  53. #define HRW_SLOW_SCC_PCLK	0x01000000	/* ??? (0) */
    54. 

  54. #define HRW_RESET_SCC		0x02000000
    55. 

  55. #define HRW_MFDC_CELL_ENABLE	0x04000000	/* ??? (0) */
    56. 

  56. #define HRW_USE_MFDC		0x08000000	/* ??? (0) */
    57. 

  57. #define HRW_BMAC_IO_ENABLE	0x60000000	/* two bits, not documented in OF */
    58. 

  58. #define HRW_BMAC_RESET		0x80000000	/* not documented in OF */
    59. 

  59. 

  60. /* We OR those features at boot on desktop G3s */
    61. 

  61. #define HRW_DEFAULTS		(HRW_SCCA_IO | HRW_SCCB_IO | HRW_SCC_ENABLE)
    62. 

  62. 

  63. /* Looks like Heathrow has some sort of GPIOs as well... */
    64. 

  64. #define HRW_GPIO_MODEM_RESET	0x6d
    65. 

  65. 

  66. #endif /* __KERNEL__ */
    67. 

  67. #endif /* _ASM_POWERPC_HEATHROW_H */
    68.