dw_apb_timer_of.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. /*
  2. * Copyright (C) 2012 Altera Corporation
  3. * Copyright (c) 2011 Picochip Ltd., Jamie Iles
  4. *
  5. * Modified from mach-picoxcell/time.c
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include <linux/dw_apb_timer.h>
  20. #include <linux/of.h>
  21. #include <linux/of_address.h>
  22. #include <linux/of_irq.h>
  23. #include <linux/clk.h>
  24. #include <linux/sched_clock.h>
  25. static void __init timer_get_base_and_rate(struct device_node *np,
  26. void __iomem **base, u32 *rate)
  27. {
  28. struct clk *timer_clk;
  29. struct clk *pclk;
  30. *base = of_iomap(np, 0);
  31. if (!*base)
  32. panic("Unable to map regs for %s", np->name);
  33. /*
  34. * Not all implementations use a periphal clock, so don't panic
  35. * if it's not present
  36. */
  37. pclk = of_clk_get_by_name(np, "pclk");
  38. if (!IS_ERR(pclk))
  39. if (clk_prepare_enable(pclk))
  40. pr_warn("pclk for %s is present, but could not be activated\n",
  41. np->name);
  42. timer_clk = of_clk_get_by_name(np, "timer");
  43. if (IS_ERR(timer_clk))
  44. goto try_clock_freq;
  45. if (!clk_prepare_enable(timer_clk)) {
  46. *rate = clk_get_rate(timer_clk);
  47. return;
  48. }
  49. try_clock_freq:
  50. if (of_property_read_u32(np, "clock-freq", rate) &&
  51. of_property_read_u32(np, "clock-frequency", rate))
  52. panic("No clock nor clock-frequency property for %s", np->name);
  53. }
  54. static void __init add_clockevent(struct device_node *event_timer)
  55. {
  56. void __iomem *iobase;
  57. struct dw_apb_clock_event_device *ced;
  58. u32 irq, rate;
  59. irq = irq_of_parse_and_map(event_timer, 0);
  60. if (irq == 0)
  61. panic("No IRQ for clock event timer");
  62. timer_get_base_and_rate(event_timer, &iobase, &rate);
  63. ced = dw_apb_clockevent_init(0, event_timer->name, 300, iobase, irq,
  64. rate);
  65. if (!ced)
  66. panic("Unable to initialise clockevent device");
  67. dw_apb_clockevent_register(ced);
  68. }
  69. static void __iomem *sched_io_base;
  70. static u32 sched_rate;
  71. static void __init add_clocksource(struct device_node *source_timer)
  72. {
  73. void __iomem *iobase;
  74. struct dw_apb_clocksource *cs;
  75. u32 rate;
  76. timer_get_base_and_rate(source_timer, &iobase, &rate);
  77. cs = dw_apb_clocksource_init(300, source_timer->name, iobase, rate);
  78. if (!cs)
  79. panic("Unable to initialise clocksource device");
  80. dw_apb_clocksource_start(cs);
  81. dw_apb_clocksource_register(cs);
  82. /*
  83. * Fallback to use the clocksource as sched_clock if no separate
  84. * timer is found. sched_io_base then points to the current_value
  85. * register of the clocksource timer.
  86. */
  87. sched_io_base = iobase + 0x04;
  88. sched_rate = rate;
  89. }
  90. static u64 notrace read_sched_clock(void)
  91. {
  92. return ~readl_relaxed(sched_io_base);
  93. }
  94. static const struct of_device_id sptimer_ids[] __initconst = {
  95. { .compatible = "picochip,pc3x2-rtc" },
  96. { /* Sentinel */ },
  97. };
  98. static void __init init_sched_clock(void)
  99. {
  100. struct device_node *sched_timer;
  101. sched_timer = of_find_matching_node(NULL, sptimer_ids);
  102. if (sched_timer) {
  103. timer_get_base_and_rate(sched_timer, &sched_io_base,
  104. &sched_rate);
  105. of_node_put(sched_timer);
  106. }
  107. sched_clock_register(read_sched_clock, 32, sched_rate);
  108. }
  109. static int num_called;
  110. static void __init dw_apb_timer_init(struct device_node *timer)
  111. {
  112. switch (num_called) {
  113. case 0:
  114. pr_debug("%s: found clockevent timer\n", __func__);
  115. add_clockevent(timer);
  116. break;
  117. case 1:
  118. pr_debug("%s: found clocksource timer\n", __func__);
  119. add_clocksource(timer);
  120. init_sched_clock();
  121. break;
  122. default:
  123. break;
  124. }
  125. num_called++;
  126. }
  127. CLOCKSOURCE_OF_DECLARE(pc3x2_timer, "picochip,pc3x2-timer", dw_apb_timer_init);
  128. CLOCKSOURCE_OF_DECLARE(apb_timer_osc, "snps,dw-apb-timer-osc", dw_apb_timer_init);
  129. CLOCKSOURCE_OF_DECLARE(apb_timer_sp, "snps,dw-apb-timer-sp", dw_apb_timer_init);
  130. CLOCKSOURCE_OF_DECLARE(apb_timer, "snps,dw-apb-timer", dw_apb_timer_init);