nv17_fence.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /*
  2. * Copyright 2012 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs <bskeggs@redhat.com>
  23. */
  24. #include <nvif/os.h>
  25. #include <nvif/class.h>
  26. #include "nouveau_drm.h"
  27. #include "nouveau_dma.h"
  28. #include "nv10_fence.h"
  29. int
  30. nv17_fence_sync(struct nouveau_fence *fence,
  31. struct nouveau_channel *prev, struct nouveau_channel *chan)
  32. {
  33. struct nouveau_cli *cli = (void *)prev->user.client;
  34. struct nv10_fence_priv *priv = chan->drm->fence;
  35. struct nv10_fence_chan *fctx = chan->fence;
  36. u32 value;
  37. int ret;
  38. if (!mutex_trylock(&cli->mutex))
  39. return -EBUSY;
  40. spin_lock(&priv->lock);
  41. value = priv->sequence;
  42. priv->sequence += 2;
  43. spin_unlock(&priv->lock);
  44. ret = RING_SPACE(prev, 5);
  45. if (!ret) {
  46. BEGIN_NV04(prev, 0, NV11_SUBCHAN_DMA_SEMAPHORE, 4);
  47. OUT_RING (prev, fctx->sema.handle);
  48. OUT_RING (prev, 0);
  49. OUT_RING (prev, value + 0);
  50. OUT_RING (prev, value + 1);
  51. FIRE_RING (prev);
  52. }
  53. if (!ret && !(ret = RING_SPACE(chan, 5))) {
  54. BEGIN_NV04(chan, 0, NV11_SUBCHAN_DMA_SEMAPHORE, 4);
  55. OUT_RING (chan, fctx->sema.handle);
  56. OUT_RING (chan, 0);
  57. OUT_RING (chan, value + 1);
  58. OUT_RING (chan, value + 2);
  59. FIRE_RING (chan);
  60. }
  61. mutex_unlock(&cli->mutex);
  62. return 0;
  63. }
  64. static int
  65. nv17_fence_context_new(struct nouveau_channel *chan)
  66. {
  67. struct nv10_fence_priv *priv = chan->drm->fence;
  68. struct nv10_fence_chan *fctx;
  69. struct ttm_mem_reg *mem = &priv->bo->bo.mem;
  70. u32 start = mem->start * PAGE_SIZE;
  71. u32 limit = start + mem->size - 1;
  72. int ret = 0;
  73. fctx = chan->fence = kzalloc(sizeof(*fctx), GFP_KERNEL);
  74. if (!fctx)
  75. return -ENOMEM;
  76. nouveau_fence_context_new(chan, &fctx->base);
  77. fctx->base.emit = nv10_fence_emit;
  78. fctx->base.read = nv10_fence_read;
  79. fctx->base.sync = nv17_fence_sync;
  80. ret = nvif_object_init(&chan->user, NvSema, NV_DMA_FROM_MEMORY,
  81. &(struct nv_dma_v0) {
  82. .target = NV_DMA_V0_TARGET_VRAM,
  83. .access = NV_DMA_V0_ACCESS_RDWR,
  84. .start = start,
  85. .limit = limit,
  86. }, sizeof(struct nv_dma_v0),
  87. &fctx->sema);
  88. if (ret)
  89. nv10_fence_context_del(chan);
  90. return ret;
  91. }
  92. void
  93. nv17_fence_resume(struct nouveau_drm *drm)
  94. {
  95. struct nv10_fence_priv *priv = drm->fence;
  96. nouveau_bo_wr32(priv->bo, 0, priv->sequence);
  97. }
  98. int
  99. nv17_fence_create(struct nouveau_drm *drm)
  100. {
  101. struct nv10_fence_priv *priv;
  102. int ret = 0;
  103. priv = drm->fence = kzalloc(sizeof(*priv), GFP_KERNEL);
  104. if (!priv)
  105. return -ENOMEM;
  106. priv->base.dtor = nv10_fence_destroy;
  107. priv->base.resume = nv17_fence_resume;
  108. priv->base.context_new = nv17_fence_context_new;
  109. priv->base.context_del = nv10_fence_context_del;
  110. priv->base.contexts = 31;
  111. priv->base.context_base = fence_context_alloc(priv->base.contexts);
  112. spin_lock_init(&priv->lock);
  113. ret = nouveau_bo_new(drm->dev, 4096, 0x1000, TTM_PL_FLAG_VRAM,
  114. 0, 0x0000, NULL, NULL, &priv->bo);
  115. if (!ret) {
  116. ret = nouveau_bo_pin(priv->bo, TTM_PL_FLAG_VRAM, false);
  117. if (!ret) {
  118. ret = nouveau_bo_map(priv->bo);
  119. if (ret)
  120. nouveau_bo_unpin(priv->bo);
  121. }
  122. if (ret)
  123. nouveau_bo_ref(NULL, &priv->bo);
  124. }
  125. if (ret) {
  126. nv10_fence_destroy(drm);
  127. return ret;
  128. }
  129. nouveau_bo_wr32(priv->bo, 0x000, 0x00000000);
  130. return ret;
  131. }