avivod.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /*
  2. * Copyright 2009 Advanced Micro Devices, Inc.
  3. * Copyright 2009 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice shall be included in
  13. * all copies or substantial portions of the Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  19. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  20. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  21. * OTHER DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors: Dave Airlie
  24. * Alex Deucher
  25. * Jerome Glisse
  26. */
  27. #ifndef AVIVOD_H
  28. #define AVIVOD_H
  29. #define D1CRTC_CONTROL 0x6080
  30. #define CRTC_EN (1 << 0)
  31. #define D1CRTC_STATUS 0x609c
  32. #define D1CRTC_UPDATE_LOCK 0x60E8
  33. #define D1GRPH_PRIMARY_SURFACE_ADDRESS 0x6110
  34. #define D1GRPH_SECONDARY_SURFACE_ADDRESS 0x6118
  35. #define D2CRTC_CONTROL 0x6880
  36. #define D2CRTC_STATUS 0x689c
  37. #define D2CRTC_UPDATE_LOCK 0x68E8
  38. #define D2GRPH_PRIMARY_SURFACE_ADDRESS 0x6910
  39. #define D2GRPH_SECONDARY_SURFACE_ADDRESS 0x6918
  40. #define D1VGA_CONTROL 0x0330
  41. #define DVGA_CONTROL_MODE_ENABLE (1 << 0)
  42. #define DVGA_CONTROL_TIMING_SELECT (1 << 8)
  43. #define DVGA_CONTROL_SYNC_POLARITY_SELECT (1 << 9)
  44. #define DVGA_CONTROL_OVERSCAN_TIMING_SELECT (1 << 10)
  45. #define DVGA_CONTROL_OVERSCAN_COLOR_EN (1 << 16)
  46. #define DVGA_CONTROL_ROTATE (1 << 24)
  47. #define D2VGA_CONTROL 0x0338
  48. #define VGA_HDP_CONTROL 0x328
  49. #define VGA_MEM_PAGE_SELECT_EN (1 << 0)
  50. #define VGA_MEMORY_DISABLE (1 << 4)
  51. #define VGA_RBBM_LOCK_DISABLE (1 << 8)
  52. #define VGA_SOFT_RESET (1 << 16)
  53. #define VGA_MEMORY_BASE_ADDRESS 0x0310
  54. #define VGA_RENDER_CONTROL 0x0300
  55. #define VGA_VSTATUS_CNTL_MASK 0x00030000
  56. #endif