radeon_ucode.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #include <linux/firmware.h>
  24. #include <linux/slab.h>
  25. #include <linux/module.h>
  26. #include <drm/drmP.h>
  27. #include "radeon.h"
  28. #include "radeon_ucode.h"
  29. static void radeon_ucode_print_common_hdr(const struct common_firmware_header *hdr)
  30. {
  31. DRM_DEBUG("size_bytes: %u\n", le32_to_cpu(hdr->size_bytes));
  32. DRM_DEBUG("header_size_bytes: %u\n", le32_to_cpu(hdr->header_size_bytes));
  33. DRM_DEBUG("header_version_major: %u\n", le16_to_cpu(hdr->header_version_major));
  34. DRM_DEBUG("header_version_minor: %u\n", le16_to_cpu(hdr->header_version_minor));
  35. DRM_DEBUG("ip_version_major: %u\n", le16_to_cpu(hdr->ip_version_major));
  36. DRM_DEBUG("ip_version_minor: %u\n", le16_to_cpu(hdr->ip_version_minor));
  37. DRM_DEBUG("ucode_version: 0x%08x\n", le32_to_cpu(hdr->ucode_version));
  38. DRM_DEBUG("ucode_size_bytes: %u\n", le32_to_cpu(hdr->ucode_size_bytes));
  39. DRM_DEBUG("ucode_array_offset_bytes: %u\n",
  40. le32_to_cpu(hdr->ucode_array_offset_bytes));
  41. DRM_DEBUG("crc32: 0x%08x\n", le32_to_cpu(hdr->crc32));
  42. }
  43. void radeon_ucode_print_mc_hdr(const struct common_firmware_header *hdr)
  44. {
  45. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  46. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  47. DRM_DEBUG("MC\n");
  48. radeon_ucode_print_common_hdr(hdr);
  49. if (version_major == 1) {
  50. const struct mc_firmware_header_v1_0 *mc_hdr =
  51. container_of(hdr, struct mc_firmware_header_v1_0, header);
  52. DRM_DEBUG("io_debug_size_bytes: %u\n",
  53. le32_to_cpu(mc_hdr->io_debug_size_bytes));
  54. DRM_DEBUG("io_debug_array_offset_bytes: %u\n",
  55. le32_to_cpu(mc_hdr->io_debug_array_offset_bytes));
  56. } else {
  57. DRM_ERROR("Unknown MC ucode version: %u.%u\n", version_major, version_minor);
  58. }
  59. }
  60. void radeon_ucode_print_smc_hdr(const struct common_firmware_header *hdr)
  61. {
  62. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  63. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  64. DRM_DEBUG("SMC\n");
  65. radeon_ucode_print_common_hdr(hdr);
  66. if (version_major == 1) {
  67. const struct smc_firmware_header_v1_0 *smc_hdr =
  68. container_of(hdr, struct smc_firmware_header_v1_0, header);
  69. DRM_DEBUG("ucode_start_addr: %u\n", le32_to_cpu(smc_hdr->ucode_start_addr));
  70. } else {
  71. DRM_ERROR("Unknown SMC ucode version: %u.%u\n", version_major, version_minor);
  72. }
  73. }
  74. void radeon_ucode_print_gfx_hdr(const struct common_firmware_header *hdr)
  75. {
  76. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  77. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  78. DRM_DEBUG("GFX\n");
  79. radeon_ucode_print_common_hdr(hdr);
  80. if (version_major == 1) {
  81. const struct gfx_firmware_header_v1_0 *gfx_hdr =
  82. container_of(hdr, struct gfx_firmware_header_v1_0, header);
  83. DRM_DEBUG("ucode_feature_version: %u\n",
  84. le32_to_cpu(gfx_hdr->ucode_feature_version));
  85. DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(gfx_hdr->jt_offset));
  86. DRM_DEBUG("jt_size: %u\n", le32_to_cpu(gfx_hdr->jt_size));
  87. } else {
  88. DRM_ERROR("Unknown GFX ucode version: %u.%u\n", version_major, version_minor);
  89. }
  90. }
  91. void radeon_ucode_print_rlc_hdr(const struct common_firmware_header *hdr)
  92. {
  93. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  94. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  95. DRM_DEBUG("RLC\n");
  96. radeon_ucode_print_common_hdr(hdr);
  97. if (version_major == 1) {
  98. const struct rlc_firmware_header_v1_0 *rlc_hdr =
  99. container_of(hdr, struct rlc_firmware_header_v1_0, header);
  100. DRM_DEBUG("ucode_feature_version: %u\n",
  101. le32_to_cpu(rlc_hdr->ucode_feature_version));
  102. DRM_DEBUG("save_and_restore_offset: %u\n",
  103. le32_to_cpu(rlc_hdr->save_and_restore_offset));
  104. DRM_DEBUG("clear_state_descriptor_offset: %u\n",
  105. le32_to_cpu(rlc_hdr->clear_state_descriptor_offset));
  106. DRM_DEBUG("avail_scratch_ram_locations: %u\n",
  107. le32_to_cpu(rlc_hdr->avail_scratch_ram_locations));
  108. DRM_DEBUG("master_pkt_description_offset: %u\n",
  109. le32_to_cpu(rlc_hdr->master_pkt_description_offset));
  110. } else {
  111. DRM_ERROR("Unknown RLC ucode version: %u.%u\n", version_major, version_minor);
  112. }
  113. }
  114. void radeon_ucode_print_sdma_hdr(const struct common_firmware_header *hdr)
  115. {
  116. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  117. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  118. DRM_DEBUG("SDMA\n");
  119. radeon_ucode_print_common_hdr(hdr);
  120. if (version_major == 1) {
  121. const struct sdma_firmware_header_v1_0 *sdma_hdr =
  122. container_of(hdr, struct sdma_firmware_header_v1_0, header);
  123. DRM_DEBUG("ucode_feature_version: %u\n",
  124. le32_to_cpu(sdma_hdr->ucode_feature_version));
  125. DRM_DEBUG("ucode_change_version: %u\n",
  126. le32_to_cpu(sdma_hdr->ucode_change_version));
  127. DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(sdma_hdr->jt_offset));
  128. DRM_DEBUG("jt_size: %u\n", le32_to_cpu(sdma_hdr->jt_size));
  129. } else {
  130. DRM_ERROR("Unknown SDMA ucode version: %u.%u\n",
  131. version_major, version_minor);
  132. }
  133. }
  134. int radeon_ucode_validate(const struct firmware *fw)
  135. {
  136. const struct common_firmware_header *hdr =
  137. (const struct common_firmware_header *)fw->data;
  138. if (fw->size == le32_to_cpu(hdr->size_bytes))
  139. return 0;
  140. return -EINVAL;
  141. }