| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566 |
- /*
- * Intel(R) Trace Hub Global Trace Hub (GTH) data structures
- *
- * Copyright (C) 2014-2015 Intel Corporation.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- */
- #ifndef __INTEL_TH_GTH_H__
- #define __INTEL_TH_GTH_H__
- /* Map output port parameter bits to symbolic names */
- #define TH_OUTPUT_PARM(name) \
- TH_OUTPUT_ ## name
- enum intel_th_output_parm {
- /* output port type */
- TH_OUTPUT_PARM(port),
- /* generate NULL packet */
- TH_OUTPUT_PARM(null),
- /* packet drop */
- TH_OUTPUT_PARM(drop),
- /* port in reset state */
- TH_OUTPUT_PARM(reset),
- /* flush out data */
- TH_OUTPUT_PARM(flush),
- /* mainenance packet frequency */
- TH_OUTPUT_PARM(smcfreq),
- };
- /*
- * Register offsets
- */
- enum {
- REG_GTH_GTHOPT0 = 0x00, /* Output ports 0..3 config */
- REG_GTH_GTHOPT1 = 0x04, /* Output ports 4..7 config */
- REG_GTH_SWDEST0 = 0x08, /* Switching destination masters 0..7 */
- REG_GTH_GSWTDEST = 0x88, /* Global sw trace destination */
- REG_GTH_SMCR0 = 0x9c, /* STP mainenance for ports 0/1 */
- REG_GTH_SMCR1 = 0xa0, /* STP mainenance for ports 2/3 */
- REG_GTH_SMCR2 = 0xa4, /* STP mainenance for ports 4/5 */
- REG_GTH_SMCR3 = 0xa8, /* STP mainenance for ports 6/7 */
- REG_GTH_SCR = 0xc8, /* Source control (storeEn override) */
- REG_GTH_STAT = 0xd4, /* GTH status */
- REG_GTH_SCR2 = 0xd8, /* Source control (force storeEn off) */
- REG_GTH_DESTOVR = 0xdc, /* Destination override */
- REG_GTH_SCRPD0 = 0xe0, /* ScratchPad[0] */
- REG_GTH_SCRPD1 = 0xe4, /* ScratchPad[1] */
- REG_GTH_SCRPD2 = 0xe8, /* ScratchPad[2] */
- REG_GTH_SCRPD3 = 0xec, /* ScratchPad[3] */
- };
- /* Externall debugger is using Intel TH */
- #define SCRPD_DEBUGGER_IN_USE BIT(24)
- /* waiting for Pipeline Empty bit(s) to assert for GTH */
- #define GTH_PLE_WAITLOOP_DEPTH 10000
- #endif /* __INTEL_TH_GTH_H__ */
|
