hfc4s8s_l1.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /***************************************************************/
  2. /* $Id: hfc4s8s_l1.h,v 1.1 2005/02/02 17:28:55 martinb1 Exp $ */
  3. /* */
  4. /* This file is a minimal required extraction of hfc48scu.h */
  5. /* (Genero 3.2, HFC XML 1.7a for HFC-E1, HFC-4S and HFC-8S) */
  6. /* */
  7. /* To get this complete register description contact */
  8. /* Cologne Chip AG : */
  9. /* Internet: http://www.colognechip.com/ */
  10. /* E-Mail: info@colognechip.com */
  11. /***************************************************************/
  12. #ifndef _HFC4S8S_L1_H_
  13. #define _HFC4S8S_L1_H_
  14. /*
  15. * include Genero generated HFC-4S/8S header file hfc48scu.h
  16. * for complete register description. This will define _HFC48SCU_H_
  17. * to prevent redefinitions
  18. */
  19. // #include "hfc48scu.h"
  20. #ifndef _HFC48SCU_H_
  21. #define _HFC48SCU_H_
  22. #ifndef PCI_VENDOR_ID_CCD
  23. #define PCI_VENDOR_ID_CCD 0x1397
  24. #endif
  25. #define CHIP_ID_4S 0x0C
  26. #define CHIP_ID_8S 0x08
  27. #define PCI_DEVICE_ID_4S 0x08B4
  28. #define PCI_DEVICE_ID_8S 0x16B8
  29. #define R_IRQ_MISC 0x11
  30. #define M_TI_IRQ 0x02
  31. #define A_ST_RD_STA 0x30
  32. #define A_ST_WR_STA 0x30
  33. #define M_SET_G2_G3 0x80
  34. #define A_ST_CTRL0 0x31
  35. #define A_ST_CTRL2 0x33
  36. #define A_ST_CLK_DLY 0x37
  37. #define A_Z1 0x04
  38. #define A_Z2 0x06
  39. #define R_CIRM 0x00
  40. #define M_SRES 0x08
  41. #define R_CTRL 0x01
  42. #define R_BRG_PCM_CFG 0x02
  43. #define M_PCM_CLK 0x20
  44. #define R_RAM_MISC 0x0C
  45. #define M_FZ_MD 0x80
  46. #define R_FIFO_MD 0x0D
  47. #define A_INC_RES_FIFO 0x0E
  48. #define R_FIFO 0x0F
  49. #define A_F1 0x0C
  50. #define A_F2 0x0D
  51. #define R_IRQ_OVIEW 0x10
  52. #define R_CHIP_ID 0x16
  53. #define R_STATUS 0x1C
  54. #define M_BUSY 0x01
  55. #define M_MISC_IRQSTA 0x40
  56. #define M_FR_IRQSTA 0x80
  57. #define R_CHIP_RV 0x1F
  58. #define R_IRQ_CTRL 0x13
  59. #define M_FIFO_IRQ 0x01
  60. #define M_GLOB_IRQ_EN 0x08
  61. #define R_PCM_MD0 0x14
  62. #define M_PCM_MD 0x01
  63. #define A_FIFO_DATA0 0x80
  64. #define R_TI_WD 0x1A
  65. #define R_PWM1 0x39
  66. #define R_PWM_MD 0x46
  67. #define R_IRQ_FIFO_BL0 0xC8
  68. #define A_CON_HDLC 0xFA
  69. #define A_SUBCH_CFG 0xFB
  70. #define A_IRQ_MSK 0xFF
  71. #define R_SCI_MSK 0x12
  72. #define R_ST_SEL 0x16
  73. #define R_ST_SYNC 0x17
  74. #define M_AUTO_SYNC 0x08
  75. #define R_SCI 0x12
  76. #define R_IRQMSK_MISC 0x11
  77. #define M_TI_IRQMSK 0x02
  78. #endif /* _HFC4S8S_L1_H_ */
  79. #endif /* _HFC48SCU_H_ */