saa7164-reg.h 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219
  1. /*
  2. * Driver for the NXP SAA7164 PCIe bridge
  3. *
  4. * Copyright (c) 2010-2015 Steven Toth <stoth@kernellabs.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  20. */
  21. /* TODO: Retest the driver with errors expressed as negatives */
  22. /* Result codes */
  23. #define SAA_OK 0
  24. #define SAA_ERR_BAD_PARAMETER 0x09
  25. #define SAA_ERR_NO_RESOURCES 0x0c
  26. #define SAA_ERR_NOT_SUPPORTED 0x13
  27. #define SAA_ERR_BUSY 0x15
  28. #define SAA_ERR_READ 0x17
  29. #define SAA_ERR_TIMEOUT 0x1f
  30. #define SAA_ERR_OVERFLOW 0x20
  31. #define SAA_ERR_EMPTY 0x22
  32. #define SAA_ERR_NOT_STARTED 0x23
  33. #define SAA_ERR_ALREADY_STARTED 0x24
  34. #define SAA_ERR_NOT_STOPPED 0x25
  35. #define SAA_ERR_ALREADY_STOPPED 0x26
  36. #define SAA_ERR_INVALID_COMMAND 0x3e
  37. #define SAA_ERR_NULL_PACKET 0x59
  38. /* Errors and flags from the silicon */
  39. #define PVC_ERRORCODE_UNKNOWN 0x00
  40. #define PVC_ERRORCODE_INVALID_COMMAND 0x01
  41. #define PVC_ERRORCODE_INVALID_CONTROL 0x02
  42. #define PVC_ERRORCODE_INVALID_DATA 0x03
  43. #define PVC_ERRORCODE_TIMEOUT 0x04
  44. #define PVC_ERRORCODE_NAK 0x05
  45. #define PVC_RESPONSEFLAG_ERROR 0x01
  46. #define PVC_RESPONSEFLAG_OVERFLOW 0x02
  47. #define PVC_RESPONSEFLAG_RESET 0x04
  48. #define PVC_RESPONSEFLAG_INTERFACE 0x08
  49. #define PVC_RESPONSEFLAG_CONTINUED 0x10
  50. #define PVC_CMDFLAG_INTERRUPT 0x02
  51. #define PVC_CMDFLAG_INTERFACE 0x04
  52. #define PVC_CMDFLAG_SERIALIZE 0x08
  53. #define PVC_CMDFLAG_CONTINUE 0x10
  54. /* Silicon Commands */
  55. #define GET_DESCRIPTORS_CONTROL 0x01
  56. #define GET_STRING_CONTROL 0x03
  57. #define GET_LANGUAGE_CONTROL 0x05
  58. #define SET_POWER_CONTROL 0x07
  59. #define GET_FW_STATUS_CONTROL 0x08
  60. #define GET_FW_VERSION_CONTROL 0x09
  61. #define SET_DEBUG_LEVEL_CONTROL 0x0B
  62. #define GET_DEBUG_DATA_CONTROL 0x0C
  63. #define GET_PRODUCTION_INFO_CONTROL 0x0D
  64. /* cmd defines */
  65. #define SAA_CMDFLAG_CONTINUE 0x10
  66. #define SAA_CMD_MAX_MSG_UNITS 256
  67. /* Some defines */
  68. #define SAA_BUS_TIMEOUT 50
  69. #define SAA_DEVICE_TIMEOUT 5000
  70. #define SAA_DEVICE_MAXREQUESTSIZE 256
  71. /* Register addresses */
  72. #define SAA_DEVICE_VERSION 0x30
  73. #define SAA_DOWNLOAD_FLAGS 0x34
  74. #define SAA_DOWNLOAD_FLAG 0x34
  75. #define SAA_DOWNLOAD_FLAG_ACK 0x38
  76. #define SAA_DATAREADY_FLAG 0x3C
  77. #define SAA_DATAREADY_FLAG_ACK 0x40
  78. /* Boot loader register and bit definitions */
  79. #define SAA_BOOTLOADERERROR_FLAGS 0x44
  80. #define SAA_DEVICE_IMAGE_SEARCHING 0x01
  81. #define SAA_DEVICE_IMAGE_LOADING 0x02
  82. #define SAA_DEVICE_IMAGE_BOOTING 0x03
  83. #define SAA_DEVICE_IMAGE_CORRUPT 0x04
  84. #define SAA_DEVICE_MEMORY_CORRUPT 0x08
  85. #define SAA_DEVICE_NO_IMAGE 0x10
  86. /* Register addresses */
  87. #define SAA_DEVICE_2ND_VERSION 0x50
  88. #define SAA_DEVICE_2ND_DOWNLOADFLAG_OFFSET 0x54
  89. /* Register addresses */
  90. #define SAA_SECONDSTAGEERROR_FLAGS 0x64
  91. /* Bootloader regs and flags */
  92. #define SAA_DEVICE_DEADLOCK_DETECTED_OFFSET 0x6C
  93. #define SAA_DEVICE_DEADLOCK_DETECTED 0xDEADDEAD
  94. /* Basic firmware status registers */
  95. #define SAA_DEVICE_SYSINIT_STATUS_OFFSET 0x70
  96. #define SAA_DEVICE_SYSINIT_STATUS 0x70
  97. #define SAA_DEVICE_SYSINIT_MODE 0x74
  98. #define SAA_DEVICE_SYSINIT_SPEC 0x78
  99. #define SAA_DEVICE_SYSINIT_INST 0x7C
  100. #define SAA_DEVICE_SYSINIT_CPULOAD 0x80
  101. #define SAA_DEVICE_SYSINIT_REMAINHEAP 0x84
  102. #define SAA_DEVICE_DOWNLOAD_OFFSET 0x1000
  103. #define SAA_DEVICE_BUFFERBLOCKSIZE 0x1000
  104. #define SAA_DEVICE_2ND_BUFFERBLOCKSIZE 0x100000
  105. #define SAA_DEVICE_2ND_DOWNLOAD_OFFSET 0x200000
  106. /* Descriptors */
  107. #define CS_INTERFACE 0x24
  108. /* Descriptor subtypes */
  109. #define VC_INPUT_TERMINAL 0x02
  110. #define VC_OUTPUT_TERMINAL 0x03
  111. #define VC_SELECTOR_UNIT 0x04
  112. #define VC_PROCESSING_UNIT 0x05
  113. #define FEATURE_UNIT 0x06
  114. #define TUNER_UNIT 0x09
  115. #define ENCODER_UNIT 0x0A
  116. #define EXTENSION_UNIT 0x0B
  117. #define VC_TUNER_PATH 0xF0
  118. #define PVC_HARDWARE_DESCRIPTOR 0xF1
  119. #define PVC_INTERFACE_DESCRIPTOR 0xF2
  120. #define PVC_INFRARED_UNIT 0xF3
  121. #define DRM_UNIT 0xF4
  122. #define GENERAL_REQUEST 0xF5
  123. /* Format Types */
  124. #define VS_FORMAT_TYPE 0x02
  125. #define VS_FORMAT_TYPE_I 0x01
  126. #define VS_FORMAT_UNCOMPRESSED 0x04
  127. #define VS_FRAME_UNCOMPRESSED 0x05
  128. #define VS_FORMAT_MPEG2PS 0x09
  129. #define VS_FORMAT_MPEG2TS 0x0A
  130. #define VS_FORMAT_MPEG4SL 0x0B
  131. #define VS_FORMAT_WM9 0x0C
  132. #define VS_FORMAT_DIVX 0x0D
  133. #define VS_FORMAT_VBI 0x0E
  134. #define VS_FORMAT_RDS 0x0F
  135. /* Device extension commands */
  136. #define EXU_REGISTER_ACCESS_CONTROL 0x00
  137. #define EXU_GPIO_CONTROL 0x01
  138. #define EXU_GPIO_GROUP_CONTROL 0x02
  139. #define EXU_INTERRUPT_CONTROL 0x03
  140. /* State Transition and args */
  141. #define SAA_PROBE_CONTROL 0x01
  142. #define SAA_COMMIT_CONTROL 0x02
  143. #define SAA_STATE_CONTROL 0x03
  144. #define SAA_DMASTATE_STOP 0x00
  145. #define SAA_DMASTATE_ACQUIRE 0x01
  146. #define SAA_DMASTATE_PAUSE 0x02
  147. #define SAA_DMASTATE_RUN 0x03
  148. /* A/V Mux Input Selector */
  149. #define SU_INPUT_SELECT_CONTROL 0x01
  150. /* Encoder Profiles */
  151. #define EU_PROFILE_PS_DVD 0x06
  152. #define EU_PROFILE_TS_HQ 0x09
  153. #define EU_VIDEO_FORMAT_MPEG_2 0x02
  154. /* Tuner */
  155. #define TU_AUDIO_MODE_CONTROL 0x17
  156. /* Video Formats */
  157. #define TU_STANDARD_CONTROL 0x00
  158. #define TU_STANDARD_AUTO_CONTROL 0x01
  159. #define TU_STANDARD_NONE 0x00
  160. #define TU_STANDARD_NTSC_M 0x01
  161. #define TU_STANDARD_PAL_I 0x08
  162. #define TU_STANDARD_MANUAL 0x00
  163. #define TU_STANDARD_AUTO 0x01
  164. /* Video Controls */
  165. #define PU_BRIGHTNESS_CONTROL 0x02
  166. #define PU_CONTRAST_CONTROL 0x03
  167. #define PU_HUE_CONTROL 0x06
  168. #define PU_SATURATION_CONTROL 0x07
  169. #define PU_SHARPNESS_CONTROL 0x08
  170. /* Audio Controls */
  171. #define MUTE_CONTROL 0x01
  172. #define VOLUME_CONTROL 0x02
  173. #define AUDIO_DEFAULT_CONTROL 0x0D
  174. /* Default Volume Levels */
  175. #define TMHW_LEV_ADJ_DECLEV_DEFAULT 0x00
  176. #define TMHW_LEV_ADJ_MONOLEV_DEFAULT 0x00
  177. #define TMHW_LEV_ADJ_NICLEV_DEFAULT 0x00
  178. #define TMHW_LEV_ADJ_SAPLEV_DEFAULT 0x00
  179. #define TMHW_LEV_ADJ_ADCLEV_DEFAULT 0x00
  180. /* Encoder Related Commands */
  181. #define EU_PROFILE_CONTROL 0x00
  182. #define EU_VIDEO_FORMAT_CONTROL 0x01
  183. #define EU_VIDEO_BIT_RATE_CONTROL 0x02
  184. #define EU_VIDEO_RESOLUTION_CONTROL 0x03
  185. #define EU_VIDEO_GOP_STRUCTURE_CONTROL 0x04
  186. #define EU_VIDEO_INPUT_ASPECT_CONTROL 0x0A
  187. #define EU_AUDIO_FORMAT_CONTROL 0x0C
  188. #define EU_AUDIO_BIT_RATE_CONTROL 0x0D
  189. /* Firmware Debugging */
  190. #define SET_DEBUG_LEVEL_CONTROL 0x0B
  191. #define GET_DEBUG_DATA_CONTROL 0x0C