cc770.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /*
  2. * Core driver for the CC770 and AN82527 CAN controllers
  3. *
  4. * Copyright (C) 2009, 2011 Wolfgang Grandegger <wg@grandegger.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the version 2 of the GNU General Public License
  8. * as published by the Free Software Foundation
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. */
  15. #ifndef CC770_DEV_H
  16. #define CC770_DEV_H
  17. #include <linux/can/dev.h>
  18. struct cc770_msgobj {
  19. u8 ctrl0;
  20. u8 ctrl1;
  21. u8 id[4];
  22. u8 config;
  23. u8 data[8];
  24. u8 dontuse; /* padding */
  25. } __packed;
  26. struct cc770_regs {
  27. union {
  28. struct cc770_msgobj msgobj[16]; /* Message object 1..15 */
  29. struct {
  30. u8 control; /* Control Register */
  31. u8 status; /* Status Register */
  32. u8 cpu_interface; /* CPU Interface Register */
  33. u8 dontuse1;
  34. u8 high_speed_read[2]; /* High Speed Read */
  35. u8 global_mask_std[2]; /* Standard Global Mask */
  36. u8 global_mask_ext[4]; /* Extended Global Mask */
  37. u8 msg15_mask[4]; /* Message 15 Mask */
  38. u8 dontuse2[15];
  39. u8 clkout; /* Clock Out Register */
  40. u8 dontuse3[15];
  41. u8 bus_config; /* Bus Configuration Register */
  42. u8 dontuse4[15];
  43. u8 bit_timing_0; /* Bit Timing Register byte 0 */
  44. u8 dontuse5[15];
  45. u8 bit_timing_1; /* Bit Timing Register byte 1 */
  46. u8 dontuse6[15];
  47. u8 interrupt; /* Interrupt Register */
  48. u8 dontuse7[15];
  49. u8 rx_error_counter; /* Receive Error Counter */
  50. u8 dontuse8[15];
  51. u8 tx_error_counter; /* Transmit Error Counter */
  52. u8 dontuse9[31];
  53. u8 p1_conf;
  54. u8 dontuse10[15];
  55. u8 p2_conf;
  56. u8 dontuse11[15];
  57. u8 p1_in;
  58. u8 dontuse12[15];
  59. u8 p2_in;
  60. u8 dontuse13[15];
  61. u8 p1_out;
  62. u8 dontuse14[15];
  63. u8 p2_out;
  64. u8 dontuse15[15];
  65. u8 serial_reset_addr;
  66. };
  67. };
  68. } __packed;
  69. /* Control Register (0x00) */
  70. #define CTRL_INI 0x01 /* Initialization */
  71. #define CTRL_IE 0x02 /* Interrupt Enable */
  72. #define CTRL_SIE 0x04 /* Status Interrupt Enable */
  73. #define CTRL_EIE 0x08 /* Error Interrupt Enable */
  74. #define CTRL_EAF 0x20 /* Enable additional functions */
  75. #define CTRL_CCE 0x40 /* Change Configuration Enable */
  76. /* Status Register (0x01) */
  77. #define STAT_LEC_STUFF 0x01 /* Stuff error */
  78. #define STAT_LEC_FORM 0x02 /* Form error */
  79. #define STAT_LEC_ACK 0x03 /* Acknowledgement error */
  80. #define STAT_LEC_BIT1 0x04 /* Bit1 error */
  81. #define STAT_LEC_BIT0 0x05 /* Bit0 error */
  82. #define STAT_LEC_CRC 0x06 /* CRC error */
  83. #define STAT_LEC_MASK 0x07 /* Last Error Code mask */
  84. #define STAT_TXOK 0x08 /* Transmit Message Successfully */
  85. #define STAT_RXOK 0x10 /* Receive Message Successfully */
  86. #define STAT_WAKE 0x20 /* Wake Up Status */
  87. #define STAT_WARN 0x40 /* Warning Status */
  88. #define STAT_BOFF 0x80 /* Bus Off Status */
  89. /*
  90. * CPU Interface Register (0x02)
  91. * Clock Out Register (0x1f)
  92. * Bus Configuration Register (0x2f)
  93. *
  94. * see include/linux/can/platform/cc770.h
  95. */
  96. /* Message Control Register 0 (Base Address + 0x0) */
  97. #define INTPND_RES 0x01 /* No Interrupt pending */
  98. #define INTPND_SET 0x02 /* Interrupt pending */
  99. #define INTPND_UNC 0x03
  100. #define RXIE_RES 0x04 /* Receive Interrupt Disable */
  101. #define RXIE_SET 0x08 /* Receive Interrupt Enable */
  102. #define RXIE_UNC 0x0c
  103. #define TXIE_RES 0x10 /* Transmit Interrupt Disable */
  104. #define TXIE_SET 0x20 /* Transmit Interrupt Enable */
  105. #define TXIE_UNC 0x30
  106. #define MSGVAL_RES 0x40 /* Message Invalid */
  107. #define MSGVAL_SET 0x80 /* Message Valid */
  108. #define MSGVAL_UNC 0xc0
  109. /* Message Control Register 1 (Base Address + 0x01) */
  110. #define NEWDAT_RES 0x01 /* No New Data */
  111. #define NEWDAT_SET 0x02 /* New Data */
  112. #define NEWDAT_UNC 0x03
  113. #define MSGLST_RES 0x04 /* No Message Lost */
  114. #define MSGLST_SET 0x08 /* Message Lost */
  115. #define MSGLST_UNC 0x0c
  116. #define CPUUPD_RES 0x04 /* No CPU Updating */
  117. #define CPUUPD_SET 0x08 /* CPU Updating */
  118. #define CPUUPD_UNC 0x0c
  119. #define TXRQST_RES 0x10 /* No Transmission Request */
  120. #define TXRQST_SET 0x20 /* Transmission Request */
  121. #define TXRQST_UNC 0x30
  122. #define RMTPND_RES 0x40 /* No Remote Request Pending */
  123. #define RMTPND_SET 0x80 /* Remote Request Pending */
  124. #define RMTPND_UNC 0xc0
  125. /* Message Configuration Register (Base Address + 0x06) */
  126. #define MSGCFG_XTD 0x04 /* Extended Identifier */
  127. #define MSGCFG_DIR 0x08 /* Direction is Transmit */
  128. #define MSGOBJ_FIRST 1
  129. #define MSGOBJ_LAST 15
  130. #define CC770_IO_SIZE 0x100
  131. #define CC770_MAX_IRQ 20 /* max. number of interrupts handled in ISR */
  132. #define CC770_MAX_MSG 4 /* max. number of messages handled in ISR */
  133. #define CC770_ECHO_SKB_MAX 1
  134. #define cc770_read_reg(priv, member) \
  135. priv->read_reg(priv, offsetof(struct cc770_regs, member))
  136. #define cc770_write_reg(priv, member, value) \
  137. priv->write_reg(priv, offsetof(struct cc770_regs, member), value)
  138. /*
  139. * Message objects and flags used by this driver
  140. */
  141. #define CC770_OBJ_FLAG_RX 0x01
  142. #define CC770_OBJ_FLAG_RTR 0x02
  143. #define CC770_OBJ_FLAG_EFF 0x04
  144. enum {
  145. CC770_OBJ_RX0 = 0, /* for receiving normal messages */
  146. CC770_OBJ_RX1, /* for receiving normal messages */
  147. CC770_OBJ_RX_RTR0, /* for receiving remote transmission requests */
  148. CC770_OBJ_RX_RTR1, /* for receiving remote transmission requests */
  149. CC770_OBJ_TX, /* for sending messages */
  150. CC770_OBJ_MAX
  151. };
  152. #define obj2msgobj(o) (MSGOBJ_LAST - (o)) /* message object 11..15 */
  153. /*
  154. * CC770 private data structure
  155. */
  156. struct cc770_priv {
  157. struct can_priv can; /* must be the first member */
  158. struct sk_buff *echo_skb;
  159. /* the lower-layer is responsible for appropriate locking */
  160. u8 (*read_reg)(const struct cc770_priv *priv, int reg);
  161. void (*write_reg)(const struct cc770_priv *priv, int reg, u8 val);
  162. void (*pre_irq)(const struct cc770_priv *priv);
  163. void (*post_irq)(const struct cc770_priv *priv);
  164. void *priv; /* for board-specific data */
  165. struct net_device *dev;
  166. void __iomem *reg_base; /* ioremap'ed address to registers */
  167. unsigned long irq_flags; /* for request_irq() */
  168. unsigned char obj_flags[CC770_OBJ_MAX];
  169. u8 control_normal_mode; /* Control register for normal mode */
  170. u8 cpu_interface; /* CPU interface register */
  171. u8 clkout; /* Clock out register */
  172. u8 bus_config; /* Bus conffiguration register */
  173. struct sk_buff *tx_skb;
  174. };
  175. struct net_device *alloc_cc770dev(int sizeof_priv);
  176. void free_cc770dev(struct net_device *dev);
  177. int register_cc770dev(struct net_device *dev);
  178. void unregister_cc770dev(struct net_device *dev);
  179. #endif /* CC770_DEV_H */