rgmii.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336
  1. /*
  2. * drivers/net/ethernet/ibm/emac/rgmii.c
  3. *
  4. * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
  5. *
  6. * Copyright 2007 Benjamin Herrenschmidt, IBM Corp.
  7. * <benh@kernel.crashing.org>
  8. *
  9. * Based on the arch/ppc version of the driver:
  10. *
  11. * Copyright (c) 2004, 2005 Zultys Technologies.
  12. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  13. *
  14. * Based on original work by
  15. * Matt Porter <mporter@kernel.crashing.org>
  16. * Copyright 2004 MontaVista Software, Inc.
  17. *
  18. * This program is free software; you can redistribute it and/or modify it
  19. * under the terms of the GNU General Public License as published by the
  20. * Free Software Foundation; either version 2 of the License, or (at your
  21. * option) any later version.
  22. *
  23. */
  24. #include <linux/slab.h>
  25. #include <linux/kernel.h>
  26. #include <linux/ethtool.h>
  27. #include <linux/of_address.h>
  28. #include <asm/io.h>
  29. #include "emac.h"
  30. #include "debug.h"
  31. // XXX FIXME: Axon seems to support a subset of the RGMII, we
  32. // thus need to take that into account and possibly change some
  33. // of the bit settings below that don't seem to quite match the
  34. // AXON spec
  35. /* RGMIIx_FER */
  36. #define RGMII_FER_MASK(idx) (0x7 << ((idx) * 4))
  37. #define RGMII_FER_RTBI(idx) (0x4 << ((idx) * 4))
  38. #define RGMII_FER_RGMII(idx) (0x5 << ((idx) * 4))
  39. #define RGMII_FER_TBI(idx) (0x6 << ((idx) * 4))
  40. #define RGMII_FER_GMII(idx) (0x7 << ((idx) * 4))
  41. #define RGMII_FER_MII(idx) RGMII_FER_GMII(idx)
  42. /* RGMIIx_SSR */
  43. #define RGMII_SSR_MASK(idx) (0x7 << ((idx) * 8))
  44. #define RGMII_SSR_10(idx) (0x1 << ((idx) * 8))
  45. #define RGMII_SSR_100(idx) (0x2 << ((idx) * 8))
  46. #define RGMII_SSR_1000(idx) (0x4 << ((idx) * 8))
  47. /* RGMII bridge supports only GMII/TBI and RGMII/RTBI PHYs */
  48. static inline int rgmii_valid_mode(int phy_mode)
  49. {
  50. return phy_mode == PHY_MODE_GMII ||
  51. phy_mode == PHY_MODE_MII ||
  52. phy_mode == PHY_MODE_RGMII ||
  53. phy_mode == PHY_MODE_TBI ||
  54. phy_mode == PHY_MODE_RTBI;
  55. }
  56. static inline const char *rgmii_mode_name(int mode)
  57. {
  58. switch (mode) {
  59. case PHY_MODE_RGMII:
  60. return "RGMII";
  61. case PHY_MODE_TBI:
  62. return "TBI";
  63. case PHY_MODE_GMII:
  64. return "GMII";
  65. case PHY_MODE_MII:
  66. return "MII";
  67. case PHY_MODE_RTBI:
  68. return "RTBI";
  69. default:
  70. BUG();
  71. }
  72. }
  73. static inline u32 rgmii_mode_mask(int mode, int input)
  74. {
  75. switch (mode) {
  76. case PHY_MODE_RGMII:
  77. return RGMII_FER_RGMII(input);
  78. case PHY_MODE_TBI:
  79. return RGMII_FER_TBI(input);
  80. case PHY_MODE_GMII:
  81. return RGMII_FER_GMII(input);
  82. case PHY_MODE_MII:
  83. return RGMII_FER_MII(input);
  84. case PHY_MODE_RTBI:
  85. return RGMII_FER_RTBI(input);
  86. default:
  87. BUG();
  88. }
  89. }
  90. int rgmii_attach(struct platform_device *ofdev, int input, int mode)
  91. {
  92. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  93. struct rgmii_regs __iomem *p = dev->base;
  94. RGMII_DBG(dev, "attach(%d)" NL, input);
  95. /* Check if we need to attach to a RGMII */
  96. if (input < 0 || !rgmii_valid_mode(mode)) {
  97. printk(KERN_ERR "%s: unsupported settings !\n",
  98. ofdev->dev.of_node->full_name);
  99. return -ENODEV;
  100. }
  101. mutex_lock(&dev->lock);
  102. /* Enable this input */
  103. out_be32(&p->fer, in_be32(&p->fer) | rgmii_mode_mask(mode, input));
  104. printk(KERN_NOTICE "%s: input %d in %s mode\n",
  105. ofdev->dev.of_node->full_name, input, rgmii_mode_name(mode));
  106. ++dev->users;
  107. mutex_unlock(&dev->lock);
  108. return 0;
  109. }
  110. void rgmii_set_speed(struct platform_device *ofdev, int input, int speed)
  111. {
  112. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  113. struct rgmii_regs __iomem *p = dev->base;
  114. u32 ssr;
  115. mutex_lock(&dev->lock);
  116. ssr = in_be32(&p->ssr) & ~RGMII_SSR_MASK(input);
  117. RGMII_DBG(dev, "speed(%d, %d)" NL, input, speed);
  118. if (speed == SPEED_1000)
  119. ssr |= RGMII_SSR_1000(input);
  120. else if (speed == SPEED_100)
  121. ssr |= RGMII_SSR_100(input);
  122. else if (speed == SPEED_10)
  123. ssr |= RGMII_SSR_10(input);
  124. out_be32(&p->ssr, ssr);
  125. mutex_unlock(&dev->lock);
  126. }
  127. void rgmii_get_mdio(struct platform_device *ofdev, int input)
  128. {
  129. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  130. struct rgmii_regs __iomem *p = dev->base;
  131. u32 fer;
  132. RGMII_DBG2(dev, "get_mdio(%d)" NL, input);
  133. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  134. return;
  135. mutex_lock(&dev->lock);
  136. fer = in_be32(&p->fer);
  137. fer |= 0x00080000u >> input;
  138. out_be32(&p->fer, fer);
  139. (void)in_be32(&p->fer);
  140. DBG2(dev, " fer = 0x%08x\n", fer);
  141. }
  142. void rgmii_put_mdio(struct platform_device *ofdev, int input)
  143. {
  144. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  145. struct rgmii_regs __iomem *p = dev->base;
  146. u32 fer;
  147. RGMII_DBG2(dev, "put_mdio(%d)" NL, input);
  148. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  149. return;
  150. fer = in_be32(&p->fer);
  151. fer &= ~(0x00080000u >> input);
  152. out_be32(&p->fer, fer);
  153. (void)in_be32(&p->fer);
  154. DBG2(dev, " fer = 0x%08x\n", fer);
  155. mutex_unlock(&dev->lock);
  156. }
  157. void rgmii_detach(struct platform_device *ofdev, int input)
  158. {
  159. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  160. struct rgmii_regs __iomem *p;
  161. BUG_ON(!dev || dev->users == 0);
  162. p = dev->base;
  163. mutex_lock(&dev->lock);
  164. RGMII_DBG(dev, "detach(%d)" NL, input);
  165. /* Disable this input */
  166. out_be32(&p->fer, in_be32(&p->fer) & ~RGMII_FER_MASK(input));
  167. --dev->users;
  168. mutex_unlock(&dev->lock);
  169. }
  170. int rgmii_get_regs_len(struct platform_device *ofdev)
  171. {
  172. return sizeof(struct emac_ethtool_regs_subhdr) +
  173. sizeof(struct rgmii_regs);
  174. }
  175. void *rgmii_dump_regs(struct platform_device *ofdev, void *buf)
  176. {
  177. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  178. struct emac_ethtool_regs_subhdr *hdr = buf;
  179. struct rgmii_regs *regs = (struct rgmii_regs *)(hdr + 1);
  180. hdr->version = 0;
  181. hdr->index = 0; /* for now, are there chips with more than one
  182. * rgmii ? if yes, then we'll add a cell_index
  183. * like we do for emac
  184. */
  185. memcpy_fromio(regs, dev->base, sizeof(struct rgmii_regs));
  186. return regs + 1;
  187. }
  188. static int rgmii_probe(struct platform_device *ofdev)
  189. {
  190. struct device_node *np = ofdev->dev.of_node;
  191. struct rgmii_instance *dev;
  192. struct resource regs;
  193. int rc;
  194. rc = -ENOMEM;
  195. dev = kzalloc(sizeof(struct rgmii_instance), GFP_KERNEL);
  196. if (dev == NULL)
  197. goto err_gone;
  198. mutex_init(&dev->lock);
  199. dev->ofdev = ofdev;
  200. rc = -ENXIO;
  201. if (of_address_to_resource(np, 0, &regs)) {
  202. printk(KERN_ERR "%s: Can't get registers address\n",
  203. np->full_name);
  204. goto err_free;
  205. }
  206. rc = -ENOMEM;
  207. dev->base = (struct rgmii_regs __iomem *)ioremap(regs.start,
  208. sizeof(struct rgmii_regs));
  209. if (dev->base == NULL) {
  210. printk(KERN_ERR "%s: Can't map device registers!\n",
  211. np->full_name);
  212. goto err_free;
  213. }
  214. /* Check for RGMII flags */
  215. if (of_get_property(ofdev->dev.of_node, "has-mdio", NULL))
  216. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  217. /* CAB lacks the right properties, fix this up */
  218. if (of_device_is_compatible(ofdev->dev.of_node, "ibm,rgmii-axon"))
  219. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  220. DBG2(dev, " Boot FER = 0x%08x, SSR = 0x%08x\n",
  221. in_be32(&dev->base->fer), in_be32(&dev->base->ssr));
  222. /* Disable all inputs by default */
  223. out_be32(&dev->base->fer, 0);
  224. printk(KERN_INFO
  225. "RGMII %s initialized with%s MDIO support\n",
  226. ofdev->dev.of_node->full_name,
  227. (dev->flags & EMAC_RGMII_FLAG_HAS_MDIO) ? "" : "out");
  228. wmb();
  229. platform_set_drvdata(ofdev, dev);
  230. return 0;
  231. err_free:
  232. kfree(dev);
  233. err_gone:
  234. return rc;
  235. }
  236. static int rgmii_remove(struct platform_device *ofdev)
  237. {
  238. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  239. WARN_ON(dev->users != 0);
  240. iounmap(dev->base);
  241. kfree(dev);
  242. return 0;
  243. }
  244. static const struct of_device_id rgmii_match[] =
  245. {
  246. {
  247. .compatible = "ibm,rgmii",
  248. },
  249. {
  250. .type = "emac-rgmii",
  251. },
  252. {},
  253. };
  254. static struct platform_driver rgmii_driver = {
  255. .driver = {
  256. .name = "emac-rgmii",
  257. .of_match_table = rgmii_match,
  258. },
  259. .probe = rgmii_probe,
  260. .remove = rgmii_remove,
  261. };
  262. int __init rgmii_init(void)
  263. {
  264. return platform_driver_register(&rgmii_driver);
  265. }
  266. void rgmii_exit(void)
  267. {
  268. platform_driver_unregister(&rgmii_driver);
  269. }