12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576 |
- /*
- * DTC controller, taken from T128 driver by...
- * Copyright 1993, Drew Eckhardt
- * Visionary Computing
- * (Unix and Linux consulting and custom programming)
- * drew@colorado.edu
- * +1 (303) 440-4894
- */
- #ifndef DTC3280_H
- #define DTC3280_H
- #define DTCDEBUG 0
- #define DTCDEBUG_INIT 0x1
- #define DTCDEBUG_TRANSFER 0x2
- #ifndef CMD_PER_LUN
- #define CMD_PER_LUN 2
- #endif
- #ifndef CAN_QUEUE
- #define CAN_QUEUE 32
- #endif
- #define NCR5380_implementation_fields \
- void __iomem *base
- #define NCR5380_local_declare() \
- void __iomem *base
- #define NCR5380_setup(instance) \
- base = ((struct NCR5380_hostdata *)(instance)->hostdata)->base
- #define DTC_address(reg) (base + DTC_5380_OFFSET + reg)
- #define dbNCR5380_read(reg) \
- (rval=readb(DTC_address(reg)), \
- (((unsigned char) printk("DTC : read register %d at addr %p is: %02x\n"\
- , (reg), DTC_address(reg), rval)), rval ) )
- #define dbNCR5380_write(reg, value) do { \
- printk("DTC : write %02x to register %d at address %p\n", \
- (value), (reg), DTC_address(reg)); \
- writeb(value, DTC_address(reg));} while(0)
- #if !(DTCDEBUG & DTCDEBUG_TRANSFER)
- #define NCR5380_read(reg) (readb(DTC_address(reg)))
- #define NCR5380_write(reg, value) (writeb(value, DTC_address(reg)))
- #else
- #define NCR5380_read(reg) (readb(DTC_address(reg)))
- #define xNCR5380_read(reg) \
- (((unsigned char) printk("DTC : read register %d at address %p\n"\
- , (reg), DTC_address(reg))), readb(DTC_address(reg)))
- #define NCR5380_write(reg, value) do { \
- printk("DTC : write %02x to register %d at address %p\n", \
- (value), (reg), DTC_address(reg)); \
- writeb(value, DTC_address(reg));} while(0)
- #endif
- #define NCR5380_intr dtc_intr
- #define NCR5380_queue_command dtc_queue_command
- #define NCR5380_abort dtc_abort
- #define NCR5380_bus_reset dtc_bus_reset
- #define NCR5380_info dtc_info
- #define NCR5380_show_info dtc_show_info
- #define NCR5380_write_info dtc_write_info
- /* 15 12 11 10
- 1001 1100 0000 0000 */
- #define DTC_IRQS 0x9c00
- #endif /* DTC3280_H */
|