fhci.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594
  1. /*
  2. * Freescale QUICC Engine USB Host Controller Driver
  3. *
  4. * Copyright (c) Freescale Semicondutor, Inc. 2006.
  5. * Shlomi Gridish <gridish@freescale.com>
  6. * Jerry Huang <Chang-Ming.Huang@freescale.com>
  7. * Copyright (c) Logic Product Development, Inc. 2007
  8. * Peter Barada <peterb@logicpd.com>
  9. * Copyright (c) MontaVista Software, Inc. 2008.
  10. * Anton Vorontsov <avorontsov@ru.mvista.com>
  11. *
  12. * This program is free software; you can redistribute it and/or modify it
  13. * under the terms of the GNU General Public License as published by the
  14. * Free Software Foundation; either version 2 of the License, or (at your
  15. * option) any later version.
  16. */
  17. #ifndef __FHCI_H
  18. #define __FHCI_H
  19. #include <linux/kernel.h>
  20. #include <linux/types.h>
  21. #include <linux/bug.h>
  22. #include <linux/spinlock.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/kfifo.h>
  25. #include <linux/io.h>
  26. #include <linux/usb.h>
  27. #include <linux/usb/hcd.h>
  28. #include <asm/qe.h>
  29. #include <asm/immap_qe.h>
  30. #define USB_CLOCK 48000000
  31. #define FHCI_PRAM_SIZE 0x100
  32. #define MAX_EDS 32
  33. #define MAX_TDS 32
  34. /* CRC16 field size */
  35. #define CRC_SIZE 2
  36. /* USB protocol overhead for each frame transmitted from the host */
  37. #define PROTOCOL_OVERHEAD 7
  38. /* Packet structure, info field */
  39. #define PKT_PID_DATA0 0x80000000 /* PID - Data toggle zero */
  40. #define PKT_PID_DATA1 0x40000000 /* PID - Data toggle one */
  41. #define PKT_PID_SETUP 0x20000000 /* PID - Setup bit */
  42. #define PKT_SETUP_STATUS 0x10000000 /* Setup status bit */
  43. #define PKT_SETADDR_STATUS 0x08000000 /* Set address status bit */
  44. #define PKT_SET_HOST_LAST 0x04000000 /* Last data packet */
  45. #define PKT_HOST_DATA 0x02000000 /* Data packet */
  46. #define PKT_FIRST_IN_FRAME 0x01000000 /* First packet in the frame */
  47. #define PKT_TOKEN_FRAME 0x00800000 /* Token packet */
  48. #define PKT_ZLP 0x00400000 /* Zero length packet */
  49. #define PKT_IN_TOKEN_FRAME 0x00200000 /* IN token packet */
  50. #define PKT_OUT_TOKEN_FRAME 0x00100000 /* OUT token packet */
  51. #define PKT_SETUP_TOKEN_FRAME 0x00080000 /* SETUP token packet */
  52. #define PKT_STALL_FRAME 0x00040000 /* STALL packet */
  53. #define PKT_NACK_FRAME 0x00020000 /* NACK packet */
  54. #define PKT_NO_PID 0x00010000 /* No PID */
  55. #define PKT_NO_CRC 0x00008000 /* don't append CRC */
  56. #define PKT_HOST_COMMAND 0x00004000 /* Host command packet */
  57. #define PKT_DUMMY_PACKET 0x00002000 /* Dummy packet, used for mmm */
  58. #define PKT_LOW_SPEED_PACKET 0x00001000 /* Low-Speed packet */
  59. #define TRANS_OK (0)
  60. #define TRANS_INPROGRESS (-1)
  61. #define TRANS_DISCARD (-2)
  62. #define TRANS_FAIL (-3)
  63. #define PS_INT 0
  64. #define PS_DISCONNECTED 1
  65. #define PS_CONNECTED 2
  66. #define PS_READY 3
  67. #define PS_MISSING 4
  68. /* Transfer Descriptor status field */
  69. #define USB_TD_OK 0x00000000 /* TD transmited or received ok */
  70. #define USB_TD_INPROGRESS 0x80000000 /* TD is being transmitted */
  71. #define USB_TD_RX_ER_NONOCT 0x40000000 /* Tx Non Octet Aligned Packet */
  72. #define USB_TD_RX_ER_BITSTUFF 0x20000000 /* Frame Aborted-Received pkt */
  73. #define USB_TD_RX_ER_CRC 0x10000000 /* CRC error */
  74. #define USB_TD_RX_ER_OVERUN 0x08000000 /* Over - run occurred */
  75. #define USB_TD_RX_ER_PID 0x04000000 /* wrong PID received */
  76. #define USB_TD_RX_DATA_UNDERUN 0x02000000 /* shorter than expected */
  77. #define USB_TD_RX_DATA_OVERUN 0x01000000 /* longer than expected */
  78. #define USB_TD_TX_ER_NAK 0x00800000 /* NAK handshake */
  79. #define USB_TD_TX_ER_STALL 0x00400000 /* STALL handshake */
  80. #define USB_TD_TX_ER_TIMEOUT 0x00200000 /* transmit time out */
  81. #define USB_TD_TX_ER_UNDERUN 0x00100000 /* transmit underrun */
  82. #define USB_TD_ERROR (USB_TD_RX_ER_NONOCT | USB_TD_RX_ER_BITSTUFF | \
  83. USB_TD_RX_ER_CRC | USB_TD_RX_ER_OVERUN | USB_TD_RX_ER_PID | \
  84. USB_TD_RX_DATA_UNDERUN | USB_TD_RX_DATA_OVERUN | \
  85. USB_TD_TX_ER_NAK | USB_TD_TX_ER_STALL | \
  86. USB_TD_TX_ER_TIMEOUT | USB_TD_TX_ER_UNDERUN)
  87. /* Transfer Descriptor toggle field */
  88. #define USB_TD_TOGGLE_DATA0 0
  89. #define USB_TD_TOGGLE_DATA1 1
  90. #define USB_TD_TOGGLE_CARRY 2
  91. /* #define MULTI_DATA_BUS */
  92. /* Bus mode register RBMR/TBMR */
  93. #define BUS_MODE_GBL 0x20 /* Global snooping */
  94. #define BUS_MODE_BO 0x18 /* Byte ordering */
  95. #define BUS_MODE_BO_BE 0x10 /* Byte ordering - Big-endian */
  96. #define BUS_MODE_DTB 0x02 /* Data bus */
  97. /* FHCI QE USB Register Description */
  98. /* USB Mode Register bit define */
  99. #define USB_MODE_EN 0x01
  100. #define USB_MODE_HOST 0x02
  101. #define USB_MODE_TEST 0x04
  102. #define USB_MODE_SFTE 0x08
  103. #define USB_MODE_RESUME 0x40
  104. #define USB_MODE_LSS 0x80
  105. /* USB Slave Address Register Mask */
  106. #define USB_SLVADDR_MASK 0x7F
  107. /* USB Endpoint register define */
  108. #define USB_EPNUM_MASK 0xF000
  109. #define USB_EPNUM_SHIFT 12
  110. #define USB_TRANS_MODE_SHIFT 8
  111. #define USB_TRANS_CTR 0x0000
  112. #define USB_TRANS_INT 0x0100
  113. #define USB_TRANS_BULK 0x0200
  114. #define USB_TRANS_ISO 0x0300
  115. #define USB_EP_MF 0x0020
  116. #define USB_EP_RTE 0x0010
  117. #define USB_THS_SHIFT 2
  118. #define USB_THS_MASK 0x000c
  119. #define USB_THS_NORMAL 0x0
  120. #define USB_THS_IGNORE_IN 0x0004
  121. #define USB_THS_NACK 0x0008
  122. #define USB_THS_STALL 0x000c
  123. #define USB_RHS_SHIFT 0
  124. #define USB_RHS_MASK 0x0003
  125. #define USB_RHS_NORMAL 0x0
  126. #define USB_RHS_IGNORE_OUT 0x0001
  127. #define USB_RHS_NACK 0x0002
  128. #define USB_RHS_STALL 0x0003
  129. #define USB_RTHS_MASK 0x000f
  130. /* USB Command Register define */
  131. #define USB_CMD_STR_FIFO 0x80
  132. #define USB_CMD_FLUSH_FIFO 0x40
  133. #define USB_CMD_ISFT 0x20
  134. #define USB_CMD_DSFT 0x10
  135. #define USB_CMD_EP_MASK 0x03
  136. /* USB Event and Mask Register define */
  137. #define USB_E_MSF_MASK 0x0800
  138. #define USB_E_SFT_MASK 0x0400
  139. #define USB_E_RESET_MASK 0x0200
  140. #define USB_E_IDLE_MASK 0x0100
  141. #define USB_E_TXE4_MASK 0x0080
  142. #define USB_E_TXE3_MASK 0x0040
  143. #define USB_E_TXE2_MASK 0x0020
  144. #define USB_E_TXE1_MASK 0x0010
  145. #define USB_E_SOF_MASK 0x0008
  146. #define USB_E_BSY_MASK 0x0004
  147. #define USB_E_TXB_MASK 0x0002
  148. #define USB_E_RXB_MASK 0x0001
  149. /* Freescale USB HOST */
  150. struct fhci_pram {
  151. __be16 ep_ptr[4]; /* Endpoint porter reg */
  152. __be32 rx_state; /* Rx internal state */
  153. __be32 rx_ptr; /* Rx internal data pointer */
  154. __be16 frame_num; /* Frame number */
  155. __be16 rx_cnt; /* Rx byte count */
  156. __be32 rx_temp; /* Rx temp */
  157. __be32 rx_data_temp; /* Rx data temp */
  158. __be16 rx_u_ptr; /* Rx microcode return address temp */
  159. u8 reserved1[2]; /* reserved area */
  160. __be32 sof_tbl; /* SOF lookup table pointer */
  161. u8 sof_u_crc_temp; /* SOF micorcode CRC5 temp reg */
  162. u8 reserved2[0xdb];
  163. };
  164. /* Freescale USB Endpoint*/
  165. struct fhci_ep_pram {
  166. __be16 rx_base; /* Rx BD base address */
  167. __be16 tx_base; /* Tx BD base address */
  168. u8 rx_func_code; /* Rx function code */
  169. u8 tx_func_code; /* Tx function code */
  170. __be16 rx_buff_len; /* Rx buffer length */
  171. __be16 rx_bd_ptr; /* Rx BD pointer */
  172. __be16 tx_bd_ptr; /* Tx BD pointer */
  173. __be32 tx_state; /* Tx internal state */
  174. __be32 tx_ptr; /* Tx internal data pointer */
  175. __be16 tx_crc; /* temp transmit CRC */
  176. __be16 tx_cnt; /* Tx byte count */
  177. __be32 tx_temp; /* Tx temp */
  178. __be16 tx_u_ptr; /* Tx microcode return address temp */
  179. __be16 reserved;
  180. };
  181. struct fhci_controller_list {
  182. struct list_head ctrl_list; /* control endpoints */
  183. struct list_head bulk_list; /* bulk endpoints */
  184. struct list_head iso_list; /* isochronous endpoints */
  185. struct list_head intr_list; /* interruput endpoints */
  186. struct list_head done_list; /* done transfers */
  187. };
  188. struct virtual_root_hub {
  189. int dev_num; /* USB address of the root hub */
  190. u32 feature; /* indicates what feature has been set */
  191. struct usb_hub_status hub;
  192. struct usb_port_status port;
  193. };
  194. enum fhci_gpios {
  195. GPIO_USBOE = 0,
  196. GPIO_USBTP,
  197. GPIO_USBTN,
  198. GPIO_USBRP,
  199. GPIO_USBRN,
  200. /* these are optional */
  201. GPIO_SPEED,
  202. GPIO_POWER,
  203. NUM_GPIOS,
  204. };
  205. enum fhci_pins {
  206. PIN_USBOE = 0,
  207. PIN_USBTP,
  208. PIN_USBTN,
  209. NUM_PINS,
  210. };
  211. struct fhci_hcd {
  212. enum qe_clock fullspeed_clk;
  213. enum qe_clock lowspeed_clk;
  214. struct qe_pin *pins[NUM_PINS];
  215. int gpios[NUM_GPIOS];
  216. bool alow_gpios[NUM_GPIOS];
  217. struct qe_usb_ctlr __iomem *regs; /* I/O memory used to communicate */
  218. struct fhci_pram __iomem *pram; /* Parameter RAM */
  219. struct gtm_timer *timer;
  220. spinlock_t lock;
  221. struct fhci_usb *usb_lld; /* Low-level driver */
  222. struct virtual_root_hub *vroot_hub; /* the virtual root hub */
  223. int active_urbs;
  224. struct fhci_controller_list *hc_list;
  225. struct tasklet_struct *process_done_task; /* tasklet for done list */
  226. struct list_head empty_eds;
  227. struct list_head empty_tds;
  228. #ifdef CONFIG_FHCI_DEBUG
  229. int usb_irq_stat[13];
  230. struct dentry *dfs_root;
  231. struct dentry *dfs_regs;
  232. struct dentry *dfs_irq_stat;
  233. #endif
  234. };
  235. #define USB_FRAME_USAGE 90
  236. #define FRAME_TIME_USAGE (USB_FRAME_USAGE*10) /* frame time usage */
  237. #define SW_FIX_TIME_BETWEEN_TRANSACTION 150 /* SW */
  238. #define MAX_BYTES_PER_FRAME (USB_FRAME_USAGE*15)
  239. #define MAX_PERIODIC_FRAME_USAGE 90
  240. /* transaction type */
  241. enum fhci_ta_type {
  242. FHCI_TA_IN = 0, /* input transaction */
  243. FHCI_TA_OUT, /* output transaction */
  244. FHCI_TA_SETUP, /* setup transaction */
  245. };
  246. /* transfer mode */
  247. enum fhci_tf_mode {
  248. FHCI_TF_CTRL = 0,
  249. FHCI_TF_ISO,
  250. FHCI_TF_BULK,
  251. FHCI_TF_INTR,
  252. };
  253. enum fhci_speed {
  254. FHCI_FULL_SPEED,
  255. FHCI_LOW_SPEED,
  256. };
  257. /* endpoint state */
  258. enum fhci_ed_state {
  259. FHCI_ED_NEW = 0, /* pipe is new */
  260. FHCI_ED_OPER, /* pipe is operating */
  261. FHCI_ED_URB_DEL, /* pipe is in hold because urb is being deleted */
  262. FHCI_ED_SKIP, /* skip this pipe */
  263. FHCI_ED_HALTED, /* pipe is halted */
  264. };
  265. enum fhci_port_status {
  266. FHCI_PORT_POWER_OFF = 0,
  267. FHCI_PORT_DISABLED,
  268. FHCI_PORT_DISCONNECTING,
  269. FHCI_PORT_WAITING, /* waiting for connection */
  270. FHCI_PORT_FULL, /* full speed connected */
  271. FHCI_PORT_LOW, /* low speed connected */
  272. };
  273. enum fhci_mem_alloc {
  274. MEM_CACHABLE_SYS = 0x00000001, /* primary DDR,cachable */
  275. MEM_NOCACHE_SYS = 0x00000004, /* primary DDR,non-cachable */
  276. MEM_SECONDARY = 0x00000002, /* either secondary DDR or SDRAM */
  277. MEM_PRAM = 0x00000008, /* multi-user RAM identifier */
  278. };
  279. /* USB default parameters*/
  280. #define DEFAULT_RING_LEN 8
  281. #define DEFAULT_DATA_MEM MEM_CACHABLE_SYS
  282. struct ed {
  283. u8 dev_addr; /* device address */
  284. u8 ep_addr; /* endpoint address */
  285. enum fhci_tf_mode mode; /* USB transfer mode */
  286. enum fhci_speed speed;
  287. unsigned int max_pkt_size;
  288. enum fhci_ed_state state;
  289. struct list_head td_list; /* a list of all queued TD to this pipe */
  290. struct list_head node;
  291. /* read only parameters, should be cleared upon initialization */
  292. u8 toggle_carry; /* toggle carry from the last TD submitted */
  293. u16 next_iso; /* time stamp of next queued ISO transfer */
  294. struct td *td_head; /* a pointer to the current TD handled */
  295. };
  296. struct td {
  297. void *data; /* a pointer to the data buffer */
  298. unsigned int len; /* length of the data to be submitted */
  299. unsigned int actual_len; /* actual bytes transferred on this td */
  300. enum fhci_ta_type type; /* transaction type */
  301. u8 toggle; /* toggle for next trans. within this TD */
  302. u16 iso_index; /* ISO transaction index */
  303. u16 start_frame; /* start frame time stamp */
  304. u16 interval; /* interval between trans. (for ISO/Intr) */
  305. u32 status; /* status of the TD */
  306. struct ed *ed; /* a handle to the corresponding ED */
  307. struct urb *urb; /* a handle to the corresponding URB */
  308. bool ioc; /* Inform On Completion */
  309. struct list_head node;
  310. /* read only parameters should be cleared upon initialization */
  311. struct packet *pkt;
  312. int nak_cnt;
  313. int error_cnt;
  314. struct list_head frame_lh;
  315. };
  316. struct packet {
  317. u8 *data; /* packet data */
  318. u32 len; /* packet length */
  319. u32 status; /* status of the packet - equivalent to the status
  320. * field for the corresponding structure td */
  321. u32 info; /* packet information */
  322. void __iomem *priv_data; /* private data of the driver (TDs or BDs) */
  323. };
  324. /* struct for each URB */
  325. #define URB_INPROGRESS 0
  326. #define URB_DEL 1
  327. /* URB states (state field) */
  328. #define US_BULK 0
  329. #define US_BULK0 1
  330. /* three setup states */
  331. #define US_CTRL_SETUP 2
  332. #define US_CTRL_DATA 1
  333. #define US_CTRL_ACK 0
  334. #define EP_ZERO 0
  335. struct urb_priv {
  336. int num_of_tds;
  337. int tds_cnt;
  338. int state;
  339. struct td **tds;
  340. struct ed *ed;
  341. struct timer_list time_out;
  342. };
  343. struct endpoint {
  344. /* Pointer to ep parameter RAM */
  345. struct fhci_ep_pram __iomem *ep_pram_ptr;
  346. /* Host transactions */
  347. struct usb_td __iomem *td_base; /* first TD in the ring */
  348. struct usb_td __iomem *conf_td; /* next TD for confirm after transac */
  349. struct usb_td __iomem *empty_td;/* next TD for new transaction req. */
  350. struct kfifo empty_frame_Q; /* Empty frames list to use */
  351. struct kfifo conf_frame_Q; /* frames passed to TDs,waiting for tx */
  352. struct kfifo dummy_packets_Q;/* dummy packets for the CRC overun */
  353. bool already_pushed_dummy_bd;
  354. };
  355. /* struct for each 1mSec frame time */
  356. #define FRAME_IS_TRANSMITTED 0x00
  357. #define FRAME_TIMER_END_TRANSMISSION 0x01
  358. #define FRAME_DATA_END_TRANSMISSION 0x02
  359. #define FRAME_END_TRANSMISSION 0x03
  360. #define FRAME_IS_PREPARED 0x04
  361. struct fhci_time_frame {
  362. u16 frame_num; /* frame number */
  363. u16 total_bytes; /* total bytes submitted within this frame */
  364. u8 frame_status; /* flag that indicates to stop fill this frame */
  365. struct list_head tds_list; /* all tds of this frame */
  366. };
  367. /* internal driver structure*/
  368. struct fhci_usb {
  369. u16 saved_msk; /* saving of the USB mask register */
  370. struct endpoint *ep0; /* pointer for endpoint0 structure */
  371. int intr_nesting_cnt; /* interrupt nesting counter */
  372. u16 max_frame_usage; /* max frame time usage,in micro-sec */
  373. u16 max_bytes_per_frame; /* max byte can be tx in one time frame */
  374. u32 sw_transaction_time; /* sw complete trans time,in micro-sec */
  375. struct fhci_time_frame *actual_frame;
  376. struct fhci_controller_list *hc_list; /* main structure for hc */
  377. struct virtual_root_hub *vroot_hub;
  378. enum fhci_port_status port_status; /* v_rh port status */
  379. u32 (*transfer_confirm)(struct fhci_hcd *fhci);
  380. struct fhci_hcd *fhci;
  381. };
  382. /*
  383. * Various helpers and prototypes below.
  384. */
  385. static inline u16 get_frame_num(struct fhci_hcd *fhci)
  386. {
  387. return in_be16(&fhci->pram->frame_num) & 0x07ff;
  388. }
  389. #define fhci_dbg(fhci, fmt, args...) \
  390. dev_dbg(fhci_to_hcd(fhci)->self.controller, fmt, ##args)
  391. #define fhci_vdbg(fhci, fmt, args...) \
  392. dev_vdbg(fhci_to_hcd(fhci)->self.controller, fmt, ##args)
  393. #define fhci_err(fhci, fmt, args...) \
  394. dev_err(fhci_to_hcd(fhci)->self.controller, fmt, ##args)
  395. #define fhci_info(fhci, fmt, args...) \
  396. dev_info(fhci_to_hcd(fhci)->self.controller, fmt, ##args)
  397. #define fhci_warn(fhci, fmt, args...) \
  398. dev_warn(fhci_to_hcd(fhci)->self.controller, fmt, ##args)
  399. static inline struct fhci_hcd *hcd_to_fhci(struct usb_hcd *hcd)
  400. {
  401. return (struct fhci_hcd *)hcd->hcd_priv;
  402. }
  403. static inline struct usb_hcd *fhci_to_hcd(struct fhci_hcd *fhci)
  404. {
  405. return container_of((void *)fhci, struct usb_hcd, hcd_priv);
  406. }
  407. /* fifo of pointers */
  408. static inline int cq_new(struct kfifo *fifo, int size)
  409. {
  410. return kfifo_alloc(fifo, size * sizeof(void *), GFP_KERNEL);
  411. }
  412. static inline void cq_delete(struct kfifo *kfifo)
  413. {
  414. kfifo_free(kfifo);
  415. }
  416. static inline unsigned int cq_howmany(struct kfifo *kfifo)
  417. {
  418. return kfifo_len(kfifo) / sizeof(void *);
  419. }
  420. static inline int cq_put(struct kfifo *kfifo, void *p)
  421. {
  422. return kfifo_in(kfifo, (void *)&p, sizeof(p));
  423. }
  424. static inline void *cq_get(struct kfifo *kfifo)
  425. {
  426. unsigned int sz;
  427. void *p;
  428. sz = kfifo_out(kfifo, (void *)&p, sizeof(p));
  429. if (sz != sizeof(p))
  430. return NULL;
  431. return p;
  432. }
  433. /* fhci-hcd.c */
  434. void fhci_start_sof_timer(struct fhci_hcd *fhci);
  435. void fhci_stop_sof_timer(struct fhci_hcd *fhci);
  436. u16 fhci_get_sof_timer_count(struct fhci_usb *usb);
  437. void fhci_usb_enable_interrupt(struct fhci_usb *usb);
  438. void fhci_usb_disable_interrupt(struct fhci_usb *usb);
  439. int fhci_ioports_check_bus_state(struct fhci_hcd *fhci);
  440. /* fhci-mem.c */
  441. void fhci_recycle_empty_td(struct fhci_hcd *fhci, struct td *td);
  442. void fhci_recycle_empty_ed(struct fhci_hcd *fhci, struct ed *ed);
  443. struct ed *fhci_get_empty_ed(struct fhci_hcd *fhci);
  444. struct td *fhci_td_fill(struct fhci_hcd *fhci, struct urb *urb,
  445. struct urb_priv *urb_priv, struct ed *ed, u16 index,
  446. enum fhci_ta_type type, int toggle, u8 *data, u32 len,
  447. u16 interval, u16 start_frame, bool ioc);
  448. void fhci_add_tds_to_ed(struct ed *ed, struct td **td_list, int number);
  449. /* fhci-hub.c */
  450. void fhci_config_transceiver(struct fhci_hcd *fhci,
  451. enum fhci_port_status status);
  452. void fhci_port_disable(struct fhci_hcd *fhci);
  453. void fhci_port_enable(void *lld);
  454. void fhci_io_port_generate_reset(struct fhci_hcd *fhci);
  455. void fhci_port_reset(void *lld);
  456. int fhci_hub_status_data(struct usb_hcd *hcd, char *buf);
  457. int fhci_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue,
  458. u16 wIndex, char *buf, u16 wLength);
  459. /* fhci-tds.c */
  460. void fhci_flush_bds(struct fhci_usb *usb);
  461. void fhci_flush_actual_frame(struct fhci_usb *usb);
  462. u32 fhci_host_transaction(struct fhci_usb *usb, struct packet *pkt,
  463. enum fhci_ta_type trans_type, u8 dest_addr,
  464. u8 dest_ep, enum fhci_tf_mode trans_mode,
  465. enum fhci_speed dest_speed, u8 data_toggle);
  466. void fhci_host_transmit_actual_frame(struct fhci_usb *usb);
  467. void fhci_tx_conf_interrupt(struct fhci_usb *usb);
  468. void fhci_push_dummy_bd(struct endpoint *ep);
  469. u32 fhci_create_ep(struct fhci_usb *usb, enum fhci_mem_alloc data_mem,
  470. u32 ring_len);
  471. void fhci_init_ep_registers(struct fhci_usb *usb,
  472. struct endpoint *ep,
  473. enum fhci_mem_alloc data_mem);
  474. void fhci_ep0_free(struct fhci_usb *usb);
  475. /* fhci-sched.c */
  476. extern struct tasklet_struct fhci_tasklet;
  477. void fhci_transaction_confirm(struct fhci_usb *usb, struct packet *pkt);
  478. void fhci_flush_all_transmissions(struct fhci_usb *usb);
  479. void fhci_schedule_transactions(struct fhci_usb *usb);
  480. void fhci_device_connected_interrupt(struct fhci_hcd *fhci);
  481. void fhci_device_disconnected_interrupt(struct fhci_hcd *fhci);
  482. void fhci_queue_urb(struct fhci_hcd *fhci, struct urb *urb);
  483. u32 fhci_transfer_confirm_callback(struct fhci_hcd *fhci);
  484. irqreturn_t fhci_irq(struct usb_hcd *hcd);
  485. irqreturn_t fhci_frame_limit_timer_irq(int irq, void *_hcd);
  486. /* fhci-q.h */
  487. void fhci_urb_complete_free(struct fhci_hcd *fhci, struct urb *urb);
  488. struct td *fhci_remove_td_from_ed(struct ed *ed);
  489. struct td *fhci_remove_td_from_frame(struct fhci_time_frame *frame);
  490. void fhci_move_td_from_ed_to_done_list(struct fhci_usb *usb, struct ed *ed);
  491. struct td *fhci_peek_td_from_frame(struct fhci_time_frame *frame);
  492. void fhci_add_td_to_frame(struct fhci_time_frame *frame, struct td *td);
  493. struct td *fhci_remove_td_from_done_list(struct fhci_controller_list *p_list);
  494. void fhci_done_td(struct urb *urb, struct td *td);
  495. void fhci_del_ed_list(struct fhci_hcd *fhci, struct ed *ed);
  496. #ifdef CONFIG_FHCI_DEBUG
  497. void fhci_dbg_isr(struct fhci_hcd *fhci, int usb_er);
  498. void fhci_dfs_destroy(struct fhci_hcd *fhci);
  499. void fhci_dfs_create(struct fhci_hcd *fhci);
  500. #else
  501. static inline void fhci_dbg_isr(struct fhci_hcd *fhci, int usb_er) {}
  502. static inline void fhci_dfs_destroy(struct fhci_hcd *fhci) {}
  503. static inline void fhci_dfs_create(struct fhci_hcd *fhci) {}
  504. #endif /* CONFIG_FHCI_DEBUG */
  505. #endif /* __FHCI_H */