rn5t618.h 6.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. /*
  2. * MFD core driver for Ricoh RN5T618 PMIC
  3. *
  4. * Copyright (C) 2014 Beniamino Galvani <b.galvani@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * You should have received a copy of the GNU General Public License
  11. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  12. */
  13. #ifndef __LINUX_MFD_RN5T618_H
  14. #define __LINUX_MFD_RN5T618_H
  15. #include <linux/regmap.h>
  16. #define RN5T618_LSIVER 0x00
  17. #define RN5T618_OTPVER 0x01
  18. #define RN5T618_IODAC 0x02
  19. #define RN5T618_VINDAC 0x03
  20. #define RN5T618_CPUCNT 0x06
  21. #define RN5T618_PSWR 0x07
  22. #define RN5T618_PONHIS 0x09
  23. #define RN5T618_POFFHIS 0x0a
  24. #define RN5T618_WATCHDOG 0x0b
  25. #define RN5T618_WATCHDOGCNT 0x0c
  26. #define RN5T618_PWRFUNC 0x0d
  27. #define RN5T618_SLPCNT 0x0e
  28. #define RN5T618_REPCNT 0x0f
  29. #define RN5T618_PWRONTIMSET 0x10
  30. #define RN5T618_NOETIMSETCNT 0x11
  31. #define RN5T618_PWRIREN 0x12
  32. #define RN5T618_PWRIRQ 0x13
  33. #define RN5T618_PWRMON 0x14
  34. #define RN5T618_PWRIRSEL 0x15
  35. #define RN5T618_DC1_SLOT 0x16
  36. #define RN5T618_DC2_SLOT 0x17
  37. #define RN5T618_DC3_SLOT 0x18
  38. #define RN5T618_LDO1_SLOT 0x1b
  39. #define RN5T618_LDO2_SLOT 0x1c
  40. #define RN5T618_LDO3_SLOT 0x1d
  41. #define RN5T618_LDO4_SLOT 0x1e
  42. #define RN5T618_LDO5_SLOT 0x1f
  43. #define RN5T618_PSO0_SLOT 0x25
  44. #define RN5T618_PSO1_SLOT 0x26
  45. #define RN5T618_PSO2_SLOT 0x27
  46. #define RN5T618_PSO3_SLOT 0x28
  47. #define RN5T618_LDORTC1_SLOT 0x2a
  48. #define RN5T618_DC1CTL 0x2c
  49. #define RN5T618_DC1CTL2 0x2d
  50. #define RN5T618_DC2CTL 0x2e
  51. #define RN5T618_DC2CTL2 0x2f
  52. #define RN5T618_DC3CTL 0x30
  53. #define RN5T618_DC3CTL2 0x31
  54. #define RN5T618_DC1DAC 0x36
  55. #define RN5T618_DC2DAC 0x37
  56. #define RN5T618_DC3DAC 0x38
  57. #define RN5T618_DC1DAC_SLP 0x3b
  58. #define RN5T618_DC2DAC_SLP 0x3c
  59. #define RN5T618_DC3DAC_SLP 0x3d
  60. #define RN5T618_DCIREN 0x40
  61. #define RN5T618_DCIRQ 0x41
  62. #define RN5T618_DCIRMON 0x42
  63. #define RN5T618_LDOEN1 0x44
  64. #define RN5T618_LDOEN2 0x45
  65. #define RN5T618_LDODIS 0x46
  66. #define RN5T618_LDO1DAC 0x4c
  67. #define RN5T618_LDO2DAC 0x4d
  68. #define RN5T618_LDO3DAC 0x4e
  69. #define RN5T618_LDO4DAC 0x4f
  70. #define RN5T618_LDO5DAC 0x50
  71. #define RN5T618_LDORTCDAC 0x56
  72. #define RN5T618_LDORTC2DAC 0x57
  73. #define RN5T618_LDO1DAC_SLP 0x58
  74. #define RN5T618_LDO2DAC_SLP 0x59
  75. #define RN5T618_LDO3DAC_SLP 0x5a
  76. #define RN5T618_LDO4DAC_SLP 0x5b
  77. #define RN5T618_LDO5DAC_SLP 0x5c
  78. #define RN5T618_ADCCNT1 0x64
  79. #define RN5T618_ADCCNT2 0x65
  80. #define RN5T618_ADCCNT3 0x66
  81. #define RN5T618_ILIMDATAH 0x68
  82. #define RN5T618_ILIMDATAL 0x69
  83. #define RN5T618_VBATDATAH 0x6a
  84. #define RN5T618_VBATDATAL 0x6b
  85. #define RN5T618_VADPDATAH 0x6c
  86. #define RN5T618_VADPDATAL 0x6d
  87. #define RN5T618_VUSBDATAH 0x6e
  88. #define RN5T618_VUSBDATAL 0x6f
  89. #define RN5T618_VSYSDATAH 0x70
  90. #define RN5T618_VSYSDATAL 0x71
  91. #define RN5T618_VTHMDATAH 0x72
  92. #define RN5T618_VTHMDATAL 0x73
  93. #define RN5T618_AIN1DATAH 0x74
  94. #define RN5T618_AIN1DATAL 0x75
  95. #define RN5T618_AIN0DATAH 0x76
  96. #define RN5T618_AIN0DATAL 0x77
  97. #define RN5T618_ILIMTHL 0x78
  98. #define RN5T618_ILIMTHH 0x79
  99. #define RN5T618_VBATTHL 0x7a
  100. #define RN5T618_VBATTHH 0x7b
  101. #define RN5T618_VADPTHL 0x7c
  102. #define RN5T618_VADPTHH 0x7d
  103. #define RN5T618_VUSBTHL 0x7e
  104. #define RN5T618_VUSBTHH 0x7f
  105. #define RN5T618_VSYSTHL 0x80
  106. #define RN5T618_VSYSTHH 0x81
  107. #define RN5T618_VTHMTHL 0x82
  108. #define RN5T618_VTHMTHH 0x83
  109. #define RN5T618_AIN1THL 0x84
  110. #define RN5T618_AIN1THH 0x85
  111. #define RN5T618_AIN0THL 0x86
  112. #define RN5T618_AIN0THH 0x87
  113. #define RN5T618_EN_ADCIR1 0x88
  114. #define RN5T618_EN_ADCIR2 0x89
  115. #define RN5T618_EN_ADCIR3 0x8a
  116. #define RN5T618_IR_ADC1 0x8c
  117. #define RN5T618_IR_ADC2 0x8d
  118. #define RN5T618_IR_ADC3 0x8e
  119. #define RN5T618_IOSEL 0x90
  120. #define RN5T618_IOOUT 0x91
  121. #define RN5T618_GPEDGE1 0x92
  122. #define RN5T618_GPEDGE2 0x93
  123. #define RN5T618_EN_GPIR 0x94
  124. #define RN5T618_IR_GPR 0x95
  125. #define RN5T618_IR_GPF 0x96
  126. #define RN5T618_MON_IOIN 0x97
  127. #define RN5T618_GPLED_FUNC 0x98
  128. #define RN5T618_INTPOL 0x9c
  129. #define RN5T618_INTEN 0x9d
  130. #define RN5T618_INTMON 0x9e
  131. #define RN5T618_PREVINDAC 0xb0
  132. #define RN5T618_BATDAC 0xb1
  133. #define RN5T618_CHGCTL1 0xb3
  134. #define RN5T618_CHGCTL2 0xb4
  135. #define RN5T618_VSYSSET 0xb5
  136. #define RN5T618_REGISET1 0xb6
  137. #define RN5T618_REGISET2 0xb7
  138. #define RN5T618_CHGISET 0xb8
  139. #define RN5T618_TIMSET 0xb9
  140. #define RN5T618_BATSET1 0xba
  141. #define RN5T618_BATSET2 0xbb
  142. #define RN5T618_DIESET 0xbc
  143. #define RN5T618_CHGSTATE 0xbd
  144. #define RN5T618_CHGCTRL_IRFMASK 0xbe
  145. #define RN5T618_CHGSTAT_IRFMASK1 0xbf
  146. #define RN5T618_CHGSTAT_IRFMASK2 0xc0
  147. #define RN5T618_CHGERR_IRFMASK 0xc1
  148. #define RN5T618_CHGCTRL_IRR 0xc2
  149. #define RN5T618_CHGSTAT_IRR1 0xc3
  150. #define RN5T618_CHGSTAT_IRR2 0xc4
  151. #define RN5T618_CHGERR_IRR 0xc5
  152. #define RN5T618_CHGCTRL_MONI 0xc6
  153. #define RN5T618_CHGSTAT_MONI1 0xc7
  154. #define RN5T618_CHGSTAT_MONI2 0xc8
  155. #define RN5T618_CHGERR_MONI 0xc9
  156. #define RN5T618_CHGCTRL_DETMOD1 0xca
  157. #define RN5T618_CHGCTRL_DETMOD2 0xcb
  158. #define RN5T618_CHGSTAT_DETMOD1 0xcc
  159. #define RN5T618_CHGSTAT_DETMOD2 0xcd
  160. #define RN5T618_CHGSTAT_DETMOD3 0xce
  161. #define RN5T618_CHGERR_DETMOD1 0xcf
  162. #define RN5T618_CHGERR_DETMOD2 0xd0
  163. #define RN5T618_CHGOSCCTL 0xd4
  164. #define RN5T618_CHGOSCSCORESET1 0xd5
  165. #define RN5T618_CHGOSCSCORESET2 0xd6
  166. #define RN5T618_CHGOSCSCORESET3 0xd7
  167. #define RN5T618_CHGOSCFREQSET1 0xd8
  168. #define RN5T618_CHGOSCFREQSET2 0xd9
  169. #define RN5T618_CONTROL 0xe0
  170. #define RN5T618_SOC 0xe1
  171. #define RN5T618_RE_CAP_H 0xe2
  172. #define RN5T618_RE_CAP_L 0xe3
  173. #define RN5T618_FA_CAP_H 0xe4
  174. #define RN5T618_FA_CAP_L 0xe5
  175. #define RN5T618_AGE 0xe6
  176. #define RN5T618_TT_EMPTY_H 0xe7
  177. #define RN5T618_TT_EMPTY_L 0xe8
  178. #define RN5T618_TT_FULL_H 0xe9
  179. #define RN5T618_TT_FULL_L 0xea
  180. #define RN5T618_VOLTAGE_1 0xeb
  181. #define RN5T618_VOLTAGE_0 0xec
  182. #define RN5T618_TEMP_1 0xed
  183. #define RN5T618_TEMP_0 0xee
  184. #define RN5T618_CC_CTRL 0xef
  185. #define RN5T618_CC_COUNT2 0xf0
  186. #define RN5T618_CC_COUNT1 0xf1
  187. #define RN5T618_CC_COUNT0 0xf2
  188. #define RN5T618_CC_SUMREG3 0xf3
  189. #define RN5T618_CC_SUMREG2 0xf4
  190. #define RN5T618_CC_SUMREG1 0xf5
  191. #define RN5T618_CC_SUMREG0 0xf6
  192. #define RN5T618_CC_OFFREG1 0xf7
  193. #define RN5T618_CC_OFFREG0 0xf8
  194. #define RN5T618_CC_GAINREG1 0xf9
  195. #define RN5T618_CC_GAINREG0 0xfa
  196. #define RN5T618_CC_AVEREG1 0xfb
  197. #define RN5T618_CC_AVEREG0 0xfc
  198. #define RN5T618_MAX_REG 0xfc
  199. #define RN5T618_REPCNT_REPWRON BIT(0)
  200. #define RN5T618_SLPCNT_SWPWROFF BIT(0)
  201. #define RN5T618_WATCHDOG_WDOGEN BIT(2)
  202. #define RN5T618_WATCHDOG_WDOGTIM_M (BIT(0) | BIT(1))
  203. #define RN5T618_WATCHDOG_WDOGTIM_S 0
  204. #define RN5T618_PWRIRQ_IR_WDOG BIT(6)
  205. enum {
  206. RN5T618_DCDC1,
  207. RN5T618_DCDC2,
  208. RN5T618_DCDC3,
  209. RN5T618_LDO1,
  210. RN5T618_LDO2,
  211. RN5T618_LDO3,
  212. RN5T618_LDO4,
  213. RN5T618_LDO5,
  214. RN5T618_LDORTC1,
  215. RN5T618_LDORTC2,
  216. RN5T618_REG_NUM,
  217. };
  218. struct rn5t618 {
  219. struct regmap *regmap;
  220. };
  221. #endif /* __LINUX_MFD_RN5T618_H */