rt5033-private.h 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260
  1. /*
  2. * MFD core driver for Richtek RT5033
  3. *
  4. * Copyright (C) 2014 Samsung Electronics, Co., Ltd.
  5. * Author: Beomho Seo <beomho.seo@samsung.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published bythe Free Software Foundation.
  10. */
  11. #ifndef __RT5033_PRIVATE_H__
  12. #define __RT5033_PRIVATE_H__
  13. enum rt5033_reg {
  14. RT5033_REG_CHG_STAT = 0x00,
  15. RT5033_REG_CHG_CTRL1 = 0x01,
  16. RT5033_REG_CHG_CTRL2 = 0x02,
  17. RT5033_REG_DEVICE_ID = 0x03,
  18. RT5033_REG_CHG_CTRL3 = 0x04,
  19. RT5033_REG_CHG_CTRL4 = 0x05,
  20. RT5033_REG_CHG_CTRL5 = 0x06,
  21. RT5033_REG_RT_CTRL0 = 0x07,
  22. RT5033_REG_CHG_RESET = 0x08,
  23. /* Reserved 0x09~0x18 */
  24. RT5033_REG_RT_CTRL1 = 0x19,
  25. /* Reserved 0x1A~0x20 */
  26. RT5033_REG_FLED_FUNCTION1 = 0x21,
  27. RT5033_REG_FLED_FUNCTION2 = 0x22,
  28. RT5033_REG_FLED_STROBE_CTRL1 = 0x23,
  29. RT5033_REG_FLED_STROBE_CTRL2 = 0x24,
  30. RT5033_REG_FLED_CTRL1 = 0x25,
  31. RT5033_REG_FLED_CTRL2 = 0x26,
  32. RT5033_REG_FLED_CTRL3 = 0x27,
  33. RT5033_REG_FLED_CTRL4 = 0x28,
  34. RT5033_REG_FLED_CTRL5 = 0x29,
  35. /* Reserved 0x2A~0x40 */
  36. RT5033_REG_CTRL = 0x41,
  37. RT5033_REG_BUCK_CTRL = 0x42,
  38. RT5033_REG_LDO_CTRL = 0x43,
  39. /* Reserved 0x44~0x46 */
  40. RT5033_REG_MANUAL_RESET_CTRL = 0x47,
  41. /* Reserved 0x48~0x5F */
  42. RT5033_REG_CHG_IRQ1 = 0x60,
  43. RT5033_REG_CHG_IRQ2 = 0x61,
  44. RT5033_REG_CHG_IRQ3 = 0x62,
  45. RT5033_REG_CHG_IRQ1_CTRL = 0x63,
  46. RT5033_REG_CHG_IRQ2_CTRL = 0x64,
  47. RT5033_REG_CHG_IRQ3_CTRL = 0x65,
  48. RT5033_REG_LED_IRQ_STAT = 0x66,
  49. RT5033_REG_LED_IRQ_CTRL = 0x67,
  50. RT5033_REG_PMIC_IRQ_STAT = 0x68,
  51. RT5033_REG_PMIC_IRQ_CTRL = 0x69,
  52. RT5033_REG_SHDN_CTRL = 0x6A,
  53. RT5033_REG_OFF_EVENT = 0x6B,
  54. RT5033_REG_END,
  55. };
  56. /* RT5033 Charger state register */
  57. #define RT5033_CHG_STAT_MASK 0x20
  58. #define RT5033_CHG_STAT_DISCHARGING 0x00
  59. #define RT5033_CHG_STAT_FULL 0x10
  60. #define RT5033_CHG_STAT_CHARGING 0x20
  61. #define RT5033_CHG_STAT_NOT_CHARGING 0x30
  62. #define RT5033_CHG_STAT_TYPE_MASK 0x60
  63. #define RT5033_CHG_STAT_TYPE_PRE 0x20
  64. #define RT5033_CHG_STAT_TYPE_FAST 0x60
  65. /* RT5033 CHGCTRL1 register */
  66. #define RT5033_CHGCTRL1_IAICR_MASK 0xe0
  67. #define RT5033_CHGCTRL1_MODE_MASK 0x01
  68. /* RT5033 CHGCTRL2 register */
  69. #define RT5033_CHGCTRL2_CV_MASK 0xfc
  70. /* RT5033 CHGCTRL3 register */
  71. #define RT5033_CHGCTRL3_CFO_EN_MASK 0x40
  72. #define RT5033_CHGCTRL3_TIMER_MASK 0x38
  73. #define RT5033_CHGCTRL3_TIMER_EN_MASK 0x01
  74. /* RT5033 CHGCTRL4 register */
  75. #define RT5033_CHGCTRL4_EOC_MASK 0x07
  76. #define RT5033_CHGCTRL4_IPREC_MASK 0x18
  77. /* RT5033 CHGCTRL5 register */
  78. #define RT5033_CHGCTRL5_VPREC_MASK 0x0f
  79. #define RT5033_CHGCTRL5_ICHG_MASK 0xf0
  80. #define RT5033_CHGCTRL5_ICHG_SHIFT 0x04
  81. #define RT5033_CHG_MAX_CURRENT 0x0d
  82. /* RT5033 RT CTRL1 register */
  83. #define RT5033_RT_CTRL1_UUG_MASK 0x02
  84. #define RT5033_RT_HZ_MASK 0x01
  85. /* RT5033 control register */
  86. #define RT5033_CTRL_FCCM_BUCK_MASK 0x00
  87. #define RT5033_CTRL_BUCKOMS_MASK 0x01
  88. #define RT5033_CTRL_LDOOMS_MASK 0x02
  89. #define RT5033_CTRL_SLDOOMS_MASK 0x03
  90. #define RT5033_CTRL_EN_BUCK_MASK 0x04
  91. #define RT5033_CTRL_EN_LDO_MASK 0x05
  92. #define RT5033_CTRL_EN_SAFE_LDO_MASK 0x06
  93. #define RT5033_CTRL_LDO_SLEEP_MASK 0x07
  94. /* RT5033 BUCK control register */
  95. #define RT5033_BUCK_CTRL_MASK 0x1f
  96. /* RT5033 LDO control register */
  97. #define RT5033_LDO_CTRL_MASK 0x1f
  98. /* RT5033 charger property - model, manufacturer */
  99. #define RT5033_CHARGER_MODEL "RT5033WSC Charger"
  100. #define RT5033_MANUFACTURER "Richtek Technology Corporation"
  101. /*
  102. * RT5033 charger fast-charge current lmits (as in CHGCTRL1 register),
  103. * AICR mode limits the input current for example,
  104. * the AIRC 100 mode limits the input current to 100 mA.
  105. */
  106. #define RT5033_AICR_100_MODE 0x20
  107. #define RT5033_AICR_500_MODE 0x40
  108. #define RT5033_AICR_700_MODE 0x60
  109. #define RT5033_AICR_900_MODE 0x80
  110. #define RT5033_AICR_1500_MODE 0xc0
  111. #define RT5033_AICR_2000_MODE 0xe0
  112. #define RT5033_AICR_MODE_MASK 0xe0
  113. /* RT5033 use internal timer need to set time */
  114. #define RT5033_FAST_CHARGE_TIMER4 0x00
  115. #define RT5033_FAST_CHARGE_TIMER6 0x01
  116. #define RT5033_FAST_CHARGE_TIMER8 0x02
  117. #define RT5033_FAST_CHARGE_TIMER9 0x03
  118. #define RT5033_FAST_CHARGE_TIMER12 0x04
  119. #define RT5033_FAST_CHARGE_TIMER14 0x05
  120. #define RT5033_FAST_CHARGE_TIMER16 0x06
  121. #define RT5033_INT_TIMER_ENABLE 0x01
  122. /* RT5033 charger termination enable mask */
  123. #define RT5033_TE_ENABLE_MASK 0x08
  124. /*
  125. * RT5033 charger opa mode. RT50300 have two opa mode charger mode
  126. * and boost mode for OTG
  127. */
  128. #define RT5033_CHARGER_MODE 0x00
  129. #define RT5033_BOOST_MODE 0x01
  130. /* RT5033 charger termination enable */
  131. #define RT5033_TE_ENABLE 0x08
  132. /* RT5033 charger CFO enable */
  133. #define RT5033_CFO_ENABLE 0x40
  134. /* RT5033 charger constant charge voltage (as in CHGCTRL2 register), uV */
  135. #define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MIN 3650000U
  136. #define RT5033_CHARGER_CONST_VOLTAGE_STEP_NUM 25000U
  137. #define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MAX 4400000U
  138. /* RT5033 charger pre-charge current limits (as in CHGCTRL4 register), uA */
  139. #define RT5033_CHARGER_PRE_CURRENT_LIMIT_MIN 350000U
  140. #define RT5033_CHARGER_PRE_CURRENT_STEP_NUM 100000U
  141. #define RT5033_CHARGER_PRE_CURRENT_LIMIT_MAX 650000U
  142. /* RT5033 charger fast-charge current (as in CHGCTRL5 register), uA */
  143. #define RT5033_CHARGER_FAST_CURRENT_MIN 700000U
  144. #define RT5033_CHARGER_FAST_CURRENT_STEP_NUM 100000U
  145. #define RT5033_CHARGER_FAST_CURRENT_MAX 2000000U
  146. /*
  147. * RT5033 charger const-charge end of charger current (
  148. * as in CHGCTRL4 register), uA
  149. */
  150. #define RT5033_CHARGER_EOC_MIN 150000U
  151. #define RT5033_CHARGER_EOC_REF 300000U
  152. #define RT5033_CHARGER_EOC_STEP_NUM1 50000U
  153. #define RT5033_CHARGER_EOC_STEP_NUM2 100000U
  154. #define RT5033_CHARGER_EOC_MAX 600000U
  155. /*
  156. * RT5033 charger pre-charge threshold volt limits
  157. * (as in CHGCTRL5 register), uV
  158. */
  159. #define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MIN 2300000U
  160. #define RT5033_CHARGER_PRE_THRESHOLD_STEP_NUM 100000U
  161. #define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MAX 3800000U
  162. /*
  163. * RT5033 charger enable UUG, If UUG enable MOS auto control by H/W charger
  164. * circuit.
  165. */
  166. #define RT5033_CHARGER_UUG_ENABLE 0x02
  167. /* RT5033 charger High impedance mode */
  168. #define RT5033_CHARGER_HZ_DISABLE 0x00
  169. #define RT5033_CHARGER_HZ_ENABLE 0x01
  170. /* RT5033 regulator BUCK output voltage uV */
  171. #define RT5033_REGULATOR_BUCK_VOLTAGE_MIN 1000000U
  172. #define RT5033_REGULATOR_BUCK_VOLTAGE_MAX 3000000U
  173. #define RT5033_REGULATOR_BUCK_VOLTAGE_STEP 100000U
  174. #define RT5033_REGULATOR_BUCK_VOLTAGE_STEP_NUM 32
  175. /* RT5033 regulator LDO output voltage uV */
  176. #define RT5033_REGULATOR_LDO_VOLTAGE_MIN 1200000U
  177. #define RT5033_REGULATOR_LDO_VOLTAGE_MAX 3000000U
  178. #define RT5033_REGULATOR_LDO_VOLTAGE_STEP 100000U
  179. #define RT5033_REGULATOR_LDO_VOLTAGE_STEP_NUM 32
  180. /* RT5033 regulator SAFE LDO output voltage uV */
  181. #define RT5033_REGULATOR_SAFE_LDO_VOLTAGE 4900000U
  182. enum rt5033_fuel_reg {
  183. RT5033_FUEL_REG_OCV_H = 0x00,
  184. RT5033_FUEL_REG_OCV_L = 0x01,
  185. RT5033_FUEL_REG_VBAT_H = 0x02,
  186. RT5033_FUEL_REG_VBAT_L = 0x03,
  187. RT5033_FUEL_REG_SOC_H = 0x04,
  188. RT5033_FUEL_REG_SOC_L = 0x05,
  189. RT5033_FUEL_REG_CTRL_H = 0x06,
  190. RT5033_FUEL_REG_CTRL_L = 0x07,
  191. RT5033_FUEL_REG_CRATE = 0x08,
  192. RT5033_FUEL_REG_DEVICE_ID = 0x09,
  193. RT5033_FUEL_REG_AVG_VOLT_H = 0x0A,
  194. RT5033_FUEL_REG_AVG_VOLT_L = 0x0B,
  195. RT5033_FUEL_REG_CONFIG_H = 0x0C,
  196. RT5033_FUEL_REG_CONFIG_L = 0x0D,
  197. /* Reserved 0x0E~0x0F */
  198. RT5033_FUEL_REG_IRQ_CTRL = 0x10,
  199. RT5033_FUEL_REG_IRQ_FLAG = 0x11,
  200. RT5033_FUEL_VMIN = 0x12,
  201. RT5033_FUEL_SMIN = 0x13,
  202. /* Reserved 0x14~0x1F */
  203. RT5033_FUEL_VGCOMP1 = 0x20,
  204. RT5033_FUEL_VGCOMP2 = 0x21,
  205. RT5033_FUEL_VGCOMP3 = 0x22,
  206. RT5033_FUEL_VGCOMP4 = 0x23,
  207. /* Reserved 0x24~0xFD */
  208. RT5033_FUEL_MFA_H = 0xFE,
  209. RT5033_FUEL_MFA_L = 0xFF,
  210. RT5033_FUEL_REG_END,
  211. };
  212. /* RT5033 fuel gauge battery present property */
  213. #define RT5033_FUEL_BAT_PRESENT 0x02
  214. /* RT5033 PMIC interrupts */
  215. #define RT5033_PMIC_IRQ_BUCKOCP 2
  216. #define RT5033_PMIC_IRQ_BUCKLV 3
  217. #define RT5033_PMIC_IRQ_SAFELDOLV 4
  218. #define RT5033_PMIC_IRQ_LDOLV 5
  219. #define RT5033_PMIC_IRQ_OT 6
  220. #define RT5033_PMIC_IRQ_VDDA_UV 7
  221. #endif /* __RT5033_PRIVATE_H__ */