tps65090.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /*
  2. * Core driver interface for TI TPS65090 PMIC family
  3. *
  4. * Copyright (C) 2012 NVIDIA Corporation
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along
  17. * with this program; if not, write to the Free Software Foundation, Inc.,
  18. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
  19. *
  20. */
  21. #ifndef __LINUX_MFD_TPS65090_H
  22. #define __LINUX_MFD_TPS65090_H
  23. #include <linux/irq.h>
  24. #include <linux/regmap.h>
  25. /* TPS65090 IRQs */
  26. enum {
  27. TPS65090_IRQ_INTERRUPT,
  28. TPS65090_IRQ_VAC_STATUS_CHANGE,
  29. TPS65090_IRQ_VSYS_STATUS_CHANGE,
  30. TPS65090_IRQ_BAT_STATUS_CHANGE,
  31. TPS65090_IRQ_CHARGING_STATUS_CHANGE,
  32. TPS65090_IRQ_CHARGING_COMPLETE,
  33. TPS65090_IRQ_OVERLOAD_DCDC1,
  34. TPS65090_IRQ_OVERLOAD_DCDC2,
  35. TPS65090_IRQ_OVERLOAD_DCDC3,
  36. TPS65090_IRQ_OVERLOAD_FET1,
  37. TPS65090_IRQ_OVERLOAD_FET2,
  38. TPS65090_IRQ_OVERLOAD_FET3,
  39. TPS65090_IRQ_OVERLOAD_FET4,
  40. TPS65090_IRQ_OVERLOAD_FET5,
  41. TPS65090_IRQ_OVERLOAD_FET6,
  42. TPS65090_IRQ_OVERLOAD_FET7,
  43. };
  44. /* TPS65090 Regulator ID */
  45. enum {
  46. TPS65090_REGULATOR_DCDC1,
  47. TPS65090_REGULATOR_DCDC2,
  48. TPS65090_REGULATOR_DCDC3,
  49. TPS65090_REGULATOR_FET1,
  50. TPS65090_REGULATOR_FET2,
  51. TPS65090_REGULATOR_FET3,
  52. TPS65090_REGULATOR_FET4,
  53. TPS65090_REGULATOR_FET5,
  54. TPS65090_REGULATOR_FET6,
  55. TPS65090_REGULATOR_FET7,
  56. TPS65090_REGULATOR_LDO1,
  57. TPS65090_REGULATOR_LDO2,
  58. /* Last entry for maximum ID */
  59. TPS65090_REGULATOR_MAX,
  60. };
  61. /* Register addresses */
  62. #define TPS65090_REG_INTR_STS 0x00
  63. #define TPS65090_REG_INTR_STS2 0x01
  64. #define TPS65090_REG_INTR_MASK 0x02
  65. #define TPS65090_REG_INTR_MASK2 0x03
  66. #define TPS65090_REG_CG_CTRL0 0x04
  67. #define TPS65090_REG_CG_CTRL1 0x05
  68. #define TPS65090_REG_CG_CTRL2 0x06
  69. #define TPS65090_REG_CG_CTRL3 0x07
  70. #define TPS65090_REG_CG_CTRL4 0x08
  71. #define TPS65090_REG_CG_CTRL5 0x09
  72. #define TPS65090_REG_CG_STATUS1 0x0a
  73. #define TPS65090_REG_CG_STATUS2 0x0b
  74. struct tps65090 {
  75. struct device *dev;
  76. struct regmap *rmap;
  77. struct regmap_irq_chip_data *irq_data;
  78. };
  79. /*
  80. * struct tps65090_regulator_plat_data
  81. *
  82. * @reg_init_data: The regulator init data.
  83. * @enable_ext_control: Enable extrenal control or not. Only available for
  84. * DCDC1, DCDC2 and DCDC3.
  85. * @gpio: Gpio number if external control is enabled and controlled through
  86. * gpio.
  87. * @overcurrent_wait_valid: True if the overcurrent_wait should be applied.
  88. * @overcurrent_wait: Value to set as the overcurrent wait time. This is the
  89. * actual bitfield value, not a time in ms (valid value are 0 - 3).
  90. */
  91. struct tps65090_regulator_plat_data {
  92. struct regulator_init_data *reg_init_data;
  93. bool enable_ext_control;
  94. int gpio;
  95. bool overcurrent_wait_valid;
  96. int overcurrent_wait;
  97. };
  98. struct tps65090_platform_data {
  99. int irq_base;
  100. char **supplied_to;
  101. size_t num_supplicants;
  102. int enable_low_current_chrg;
  103. struct tps65090_regulator_plat_data *reg_pdata[TPS65090_REGULATOR_MAX];
  104. };
  105. /*
  106. * NOTE: the functions below are not intended for use outside
  107. * of the TPS65090 sub-device drivers
  108. */
  109. static inline int tps65090_write(struct device *dev, int reg, uint8_t val)
  110. {
  111. struct tps65090 *tps = dev_get_drvdata(dev);
  112. return regmap_write(tps->rmap, reg, val);
  113. }
  114. static inline int tps65090_read(struct device *dev, int reg, uint8_t *val)
  115. {
  116. struct tps65090 *tps = dev_get_drvdata(dev);
  117. unsigned int temp_val;
  118. int ret;
  119. ret = regmap_read(tps->rmap, reg, &temp_val);
  120. if (!ret)
  121. *val = temp_val;
  122. return ret;
  123. }
  124. static inline int tps65090_set_bits(struct device *dev, int reg,
  125. uint8_t bit_num)
  126. {
  127. struct tps65090 *tps = dev_get_drvdata(dev);
  128. return regmap_update_bits(tps->rmap, reg, BIT(bit_num), ~0u);
  129. }
  130. static inline int tps65090_clr_bits(struct device *dev, int reg,
  131. uint8_t bit_num)
  132. {
  133. struct tps65090 *tps = dev_get_drvdata(dev);
  134. return regmap_update_bits(tps->rmap, reg, BIT(bit_num), 0u);
  135. }
  136. #endif /*__LINUX_MFD_TPS65090_H */