awacs.h 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /*
  2. * Driver for PowerMac AWACS onboard soundchips
  3. * Copyright (c) 2001 by Takashi Iwai <tiwai@suse.de>
  4. * based on dmasound.c.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #ifndef __AWACS_H
  21. #define __AWACS_H
  22. /*******************************/
  23. /* AWACs Audio Register Layout */
  24. /*******************************/
  25. struct awacs_regs {
  26. unsigned control; /* Audio control register */
  27. unsigned pad0[3];
  28. unsigned codec_ctrl; /* Codec control register */
  29. unsigned pad1[3];
  30. unsigned codec_stat; /* Codec status register */
  31. unsigned pad2[3];
  32. unsigned clip_count; /* Clipping count register */
  33. unsigned pad3[3];
  34. unsigned byteswap; /* Data is little-endian if 1 */
  35. };
  36. /*******************/
  37. /* Audio Bit Masks */
  38. /*******************/
  39. /* Audio Control Reg Bit Masks */
  40. /* ----- ------- --- --- ----- */
  41. #define MASK_ISFSEL (0xf) /* Input SubFrame Select */
  42. #define MASK_OSFSEL (0xf << 4) /* Output SubFrame Select */
  43. #define MASK_RATE (0x7 << 8) /* Sound Rate */
  44. #define MASK_CNTLERR (0x1 << 11) /* Error */
  45. #define MASK_PORTCHG (0x1 << 12) /* Port Change */
  46. #define MASK_IEE (0x1 << 13) /* Enable Interrupt on Error */
  47. #define MASK_IEPC (0x1 << 14) /* Enable Interrupt on Port Change */
  48. #define MASK_SSFSEL (0x3 << 15) /* Status SubFrame Select */
  49. /* Audio Codec Control Reg Bit Masks */
  50. /* ----- ----- ------- --- --- ----- */
  51. #define MASK_NEWECMD (0x1 << 24) /* Lock: don't write to reg when 1 */
  52. #define MASK_EMODESEL (0x3 << 22) /* Send info out on which frame? */
  53. #define MASK_EXMODEADDR (0x3ff << 12) /* Extended Mode Address -- 10 bits */
  54. #define MASK_EXMODEDATA (0xfff) /* Extended Mode Data -- 12 bits */
  55. /* Audio Codec Control Address Values / Masks */
  56. /* ----- ----- ------- ------- ------ - ----- */
  57. #define MASK_ADDR0 (0x0 << 12) /* Expanded Data Mode Address 0 */
  58. #define MASK_ADDR_MUX MASK_ADDR0 /* Mux Control */
  59. #define MASK_ADDR_GAIN MASK_ADDR0
  60. #define MASK_ADDR1 (0x1 << 12) /* Expanded Data Mode Address 1 */
  61. #define MASK_ADDR_MUTE MASK_ADDR1
  62. #define MASK_ADDR_RATE MASK_ADDR1
  63. #define MASK_ADDR2 (0x2 << 12) /* Expanded Data Mode Address 2 */
  64. #define MASK_ADDR_VOLA MASK_ADDR2 /* Volume Control A -- Headphones */
  65. #define MASK_ADDR_VOLHD MASK_ADDR2
  66. #define MASK_ADDR4 (0x4 << 12) /* Expanded Data Mode Address 4 */
  67. #define MASK_ADDR_VOLC MASK_ADDR4 /* Volume Control C -- Speaker */
  68. #define MASK_ADDR_VOLSPK MASK_ADDR4
  69. /* additional registers of screamer */
  70. #define MASK_ADDR5 (0x5 << 12) /* Expanded Data Mode Address 5 */
  71. #define MASK_ADDR6 (0x6 << 12) /* Expanded Data Mode Address 6 */
  72. #define MASK_ADDR7 (0x7 << 12) /* Expanded Data Mode Address 7 */
  73. /* Address 0 Bit Masks & Macros */
  74. /* ------- - --- ----- - ------ */
  75. #define MASK_GAINRIGHT (0xf) /* Gain Right Mask */
  76. #define MASK_GAINLEFT (0xf << 4) /* Gain Left Mask */
  77. #define MASK_GAINLINE (0x1 << 8) /* Disable Mic preamp */
  78. #define MASK_GAINMIC (0x0 << 8) /* Enable Mic preamp */
  79. #define MASK_MUX_CD (0x1 << 9) /* Select CD in MUX */
  80. #define MASK_MUX_MIC (0x1 << 10) /* Select Mic in MUX */
  81. #define MASK_MUX_AUDIN (0x1 << 11) /* Select Audio In in MUX */
  82. #define MASK_MUX_LINE MASK_MUX_AUDIN
  83. #define SHIFT_GAINLINE 8
  84. #define SHIFT_MUX_CD 9
  85. #define SHIFT_MUX_MIC 10
  86. #define SHIFT_MUX_LINE 11
  87. #define GAINRIGHT(x) ((x) & MASK_GAINRIGHT)
  88. #define GAINLEFT(x) (((x) << 4) & MASK_GAINLEFT)
  89. /* Address 1 Bit Masks */
  90. /* ------- - --- ----- */
  91. #define MASK_ADDR1RES1 (0x3) /* Reserved */
  92. #define MASK_RECALIBRATE (0x1 << 2) /* Recalibrate */
  93. #define MASK_SAMPLERATE (0x7 << 3) /* Sample Rate: */
  94. #define MASK_LOOPTHRU (0x1 << 6) /* Loopthrough Enable */
  95. #define SHIFT_LOOPTHRU 6
  96. #define MASK_CMUTE (0x1 << 7) /* Output C (Speaker) Mute when 1 */
  97. #define MASK_SPKMUTE MASK_CMUTE
  98. #define SHIFT_SPKMUTE 7
  99. #define MASK_ADDR1RES2 (0x1 << 8) /* Reserved */
  100. #define MASK_AMUTE (0x1 << 9) /* Output A (Headphone) Mute when 1 */
  101. #define MASK_HDMUTE MASK_AMUTE
  102. #define SHIFT_HDMUTE 9
  103. #define MASK_PAROUT (0x3 << 10) /* Parallel Out (???) */
  104. #define MASK_PAROUT0 (0x1 << 10) /* Parallel Out (???) */
  105. #define MASK_PAROUT1 (0x1 << 11) /* Parallel Out (enable speaker) */
  106. #define SHIFT_PAROUT 10
  107. #define SHIFT_PAROUT0 10
  108. #define SHIFT_PAROUT1 11
  109. #define SAMPLERATE_48000 (0x0 << 3) /* 48 or 44.1 kHz */
  110. #define SAMPLERATE_32000 (0x1 << 3) /* 32 or 29.4 kHz */
  111. #define SAMPLERATE_24000 (0x2 << 3) /* 24 or 22.05 kHz */
  112. #define SAMPLERATE_19200 (0x3 << 3) /* 19.2 or 17.64 kHz */
  113. #define SAMPLERATE_16000 (0x4 << 3) /* 16 or 14.7 kHz */
  114. #define SAMPLERATE_12000 (0x5 << 3) /* 12 or 11.025 kHz */
  115. #define SAMPLERATE_9600 (0x6 << 3) /* 9.6 or 8.82 kHz */
  116. #define SAMPLERATE_8000 (0x7 << 3) /* 8 or 7.35 kHz */
  117. /* Address 2 & 4 Bit Masks & Macros */
  118. /* ------- - - - --- ----- - ------ */
  119. #define MASK_OUTVOLRIGHT (0xf) /* Output Right Volume */
  120. #define MASK_ADDR2RES1 (0x2 << 4) /* Reserved */
  121. #define MASK_ADDR4RES1 MASK_ADDR2RES1
  122. #define MASK_OUTVOLLEFT (0xf << 6) /* Output Left Volume */
  123. #define MASK_ADDR2RES2 (0x2 << 10) /* Reserved */
  124. #define MASK_ADDR4RES2 MASK_ADDR2RES2
  125. #define VOLRIGHT(x) (((~(x)) & MASK_OUTVOLRIGHT))
  126. #define VOLLEFT(x) (((~(x)) << 6) & MASK_OUTVOLLEFT)
  127. /* address 6 */
  128. #define MASK_MIC_BOOST (0x4) /* screamer mic boost */
  129. #define SHIFT_MIC_BOOST 2
  130. /* Audio Codec Status Reg Bit Masks */
  131. /* ----- ----- ------ --- --- ----- */
  132. #define MASK_EXTEND (0x1 << 23) /* Extend */
  133. #define MASK_VALID (0x1 << 22) /* Valid Data? */
  134. #define MASK_OFLEFT (0x1 << 21) /* Overflow Left */
  135. #define MASK_OFRIGHT (0x1 << 20) /* Overflow Right */
  136. #define MASK_ERRCODE (0xf << 16) /* Error Code */
  137. #define MASK_REVISION (0xf << 12) /* Revision Number */
  138. #define MASK_MFGID (0xf << 8) /* Mfg. ID */
  139. #define MASK_CODSTATRES (0xf << 4) /* bits 4 - 7 reserved */
  140. #define MASK_INSENSE (0xf) /* port sense bits: */
  141. #define MASK_HDPCONN 8 /* headphone plugged in */
  142. #define MASK_LOCONN 4 /* line-out plugged in */
  143. #define MASK_LICONN 2 /* line-in plugged in */
  144. #define MASK_MICCONN 1 /* microphone plugged in */
  145. #define MASK_LICONN_IMAC 8 /* line-in plugged in */
  146. #define MASK_HDPRCONN_IMAC 4 /* headphone right plugged in */
  147. #define MASK_HDPLCONN_IMAC 2 /* headphone left plugged in */
  148. #define MASK_LOCONN_IMAC 1 /* line-out plugged in */
  149. /* Clipping Count Reg Bit Masks */
  150. /* -------- ----- --- --- ----- */
  151. #define MASK_CLIPLEFT (0xff << 7) /* Clipping Count, Left Channel */
  152. #define MASK_CLIPRIGHT (0xff) /* Clipping Count, Right Channel */
  153. /* DBDMA ChannelStatus Bit Masks */
  154. /* ----- ------------- --- ----- */
  155. #define MASK_CSERR (0x1 << 7) /* Error */
  156. #define MASK_EOI (0x1 << 6) /* End of Input --
  157. only for Input Channel */
  158. #define MASK_CSUNUSED (0x1f << 1) /* bits 1-5 not used */
  159. #define MASK_WAIT (0x1) /* Wait */
  160. /* Various Rates */
  161. /* ------- ----- */
  162. #define RATE_48000 (0x0 << 8) /* 48 kHz */
  163. #define RATE_44100 (0x0 << 8) /* 44.1 kHz */
  164. #define RATE_32000 (0x1 << 8) /* 32 kHz */
  165. #define RATE_29400 (0x1 << 8) /* 29.4 kHz */
  166. #define RATE_24000 (0x2 << 8) /* 24 kHz */
  167. #define RATE_22050 (0x2 << 8) /* 22.05 kHz */
  168. #define RATE_19200 (0x3 << 8) /* 19.2 kHz */
  169. #define RATE_17640 (0x3 << 8) /* 17.64 kHz */
  170. #define RATE_16000 (0x4 << 8) /* 16 kHz */
  171. #define RATE_14700 (0x4 << 8) /* 14.7 kHz */
  172. #define RATE_12000 (0x5 << 8) /* 12 kHz */
  173. #define RATE_11025 (0x5 << 8) /* 11.025 kHz */
  174. #define RATE_9600 (0x6 << 8) /* 9.6 kHz */
  175. #define RATE_8820 (0x6 << 8) /* 8.82 kHz */
  176. #define RATE_8000 (0x7 << 8) /* 8 kHz */
  177. #define RATE_7350 (0x7 << 8) /* 7.35 kHz */
  178. #define RATE_LOW 1 /* HIGH = 48kHz, etc; LOW = 44.1kHz, etc. */
  179. #endif /* __AWACS_H */