adau1373.h 583 B

1234567891011121314151617181920212223242526272829
  1. #ifndef __ADAU1373_H__
  2. #define __ADAU1373_H__
  3. enum adau1373_pll_src {
  4. ADAU1373_PLL_SRC_MCLK1 = 0,
  5. ADAU1373_PLL_SRC_BCLK1 = 1,
  6. ADAU1373_PLL_SRC_BCLK2 = 2,
  7. ADAU1373_PLL_SRC_BCLK3 = 3,
  8. ADAU1373_PLL_SRC_LRCLK1 = 4,
  9. ADAU1373_PLL_SRC_LRCLK2 = 5,
  10. ADAU1373_PLL_SRC_LRCLK3 = 6,
  11. ADAU1373_PLL_SRC_GPIO1 = 7,
  12. ADAU1373_PLL_SRC_GPIO2 = 8,
  13. ADAU1373_PLL_SRC_GPIO3 = 9,
  14. ADAU1373_PLL_SRC_GPIO4 = 10,
  15. ADAU1373_PLL_SRC_MCLK2 = 11,
  16. };
  17. enum adau1373_pll {
  18. ADAU1373_PLL1 = 0,
  19. ADAU1373_PLL2 = 1,
  20. };
  21. enum adau1373_clk_src {
  22. ADAU1373_CLK_SRC_PLL1 = 0,
  23. ADAU1373_CLK_SRC_PLL2 = 1,
  24. };
  25. #endif