ahci-platform.txt 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. * AHCI SATA Controller
  2. SATA nodes are defined to describe on-chip Serial ATA controllers.
  3. Each SATA controller should have its own node.
  4. It is possible, but not required, to represent each port as a sub-node.
  5. It allows to enable each port independently when dealing with multiple
  6. PHYs.
  7. Required properties:
  8. - compatible : compatible string, one of:
  9. - "allwinner,sun4i-a10-ahci"
  10. - "hisilicon,hisi-ahci"
  11. - "ibm,476gtr-ahci"
  12. - "marvell,armada-380-ahci"
  13. - "snps,dwc-ahci"
  14. - "snps,exynos5440-ahci"
  15. - "snps,spear-ahci"
  16. - "generic-ahci"
  17. - interrupts : <interrupt mapping for SATA IRQ>
  18. - reg : <registers mapping>
  19. Please note that when using "generic-ahci" you must also specify a SoC specific
  20. compatible:
  21. compatible = "manufacturer,soc-model-ahci", "generic-ahci";
  22. Optional properties:
  23. - dma-coherent : Present if dma operations are coherent
  24. - clocks : a list of phandle + clock specifier pairs
  25. - target-supply : regulator for SATA target power
  26. - phys : reference to the SATA PHY node
  27. - phy-names : must be "sata-phy"
  28. - ports-implemented : Mask that indicates which ports that the HBA supports
  29. are available for software to use. Useful if PORTS_IMPL
  30. is not programmed by the BIOS, which is true with
  31. some embedded SOC's.
  32. Required properties when using sub-nodes:
  33. - #address-cells : number of cells to encode an address
  34. - #size-cells : number of cells representing the size of an address
  35. Sub-nodes required properties:
  36. - reg : the port number
  37. And at least one of the following properties:
  38. - phys : reference to the SATA PHY node
  39. - target-supply : regulator for SATA target power
  40. Examples:
  41. sata@ffe08000 {
  42. compatible = "snps,spear-ahci";
  43. reg = <0xffe08000 0x1000>;
  44. interrupts = <115>;
  45. };
  46. ahci: sata@01c18000 {
  47. compatible = "allwinner,sun4i-a10-ahci";
  48. reg = <0x01c18000 0x1000>;
  49. interrupts = <56>;
  50. clocks = <&pll6 0>, <&ahb_gates 25>;
  51. target-supply = <&reg_ahci_5v>;
  52. };
  53. With sub-nodes:
  54. sata@f7e90000 {
  55. compatible = "marvell,berlin2q-achi", "generic-ahci";
  56. reg = <0xe90000 0x1000>;
  57. interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
  58. clocks = <&chip CLKID_SATA>;
  59. #address-cells = <1>;
  60. #size-cells = <0>;
  61. sata0: sata-port@0 {
  62. reg = <0>;
  63. phys = <&sata_phy 0>;
  64. target-supply = <&reg_sata0>;
  65. };
  66. sata1: sata-port@1 {
  67. reg = <1>;
  68. phys = <&sata_phy 1>;
  69. target-supply = <&reg_sata1>;;
  70. };
  71. };