emifa.txt 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. External Memory Interface
  2. -------------------------
  3. The emifa node describes a simple external bus controller found on some C6X
  4. SoCs. This interface provides external busses with a number of chip selects.
  5. Required properties:
  6. - compatible: must be "ti,c64x+emifa", "simple-bus"
  7. - reg: register area base and size
  8. - #address-cells: must be 2 (chip-select + offset)
  9. - #size-cells: must be 1
  10. - ranges: mapping from EMIFA space to parent space
  11. Optional properties:
  12. - ti,dscr-dev-enable: Device ID if EMIF is enabled/disabled from DSCR
  13. - ti,emifa-burst-priority:
  14. Number of memory transfers after which the EMIF will elevate the priority
  15. of the oldest command in the command FIFO. Setting this field to 255
  16. disables this feature, thereby allowing old commands to stay in the FIFO
  17. indefinitely.
  18. - ti,emifa-ce-config:
  19. Configuration values for each of the supported chip selects.
  20. Example:
  21. emifa@70000000 {
  22. compatible = "ti,c64x+emifa", "simple-bus";
  23. #address-cells = <2>;
  24. #size-cells = <1>;
  25. reg = <0x70000000 0x100>;
  26. ranges = <0x2 0x0 0xa0000000 0x00000008
  27. 0x3 0x0 0xb0000000 0x00400000
  28. 0x4 0x0 0xc0000000 0x10000000
  29. 0x5 0x0 0xD0000000 0x10000000>;
  30. ti,dscr-dev-enable = <13>;
  31. ti,emifa-burst-priority = <255>;
  32. ti,emifa-ce-config = <0x00240120
  33. 0x00240120
  34. 0x00240122
  35. 0x00240122>;
  36. flash@3,0 {
  37. #address-cells = <1>;
  38. #size-cells = <1>;
  39. compatible = "cfi-flash";
  40. reg = <0x3 0x0 0x400000>;
  41. bank-width = <1>;
  42. device-width = <1>;
  43. partition@0 {
  44. reg = <0x0 0x400000>;
  45. label = "NOR";
  46. };
  47. };
  48. };
  49. This shows a flash chip attached to chip select 3.