clk-s5pv210-audss.txt 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. * Samsung Audio Subsystem Clock Controller
  2. The Samsung Audio Subsystem clock controller generates and supplies clocks
  3. to Audio Subsystem block available in the S5PV210 and compatible SoCs.
  4. Required Properties:
  5. - compatible: should be "samsung,s5pv210-audss-clock".
  6. - reg: physical base address and length of the controller's register set.
  7. - #clock-cells: should be 1.
  8. - clocks:
  9. - hclk: AHB bus clock of the Audio Subsystem.
  10. - xxti: Optional fixed rate PLL reference clock, parent of mout_audss. If
  11. not specified (i.e. xusbxti is used for PLL reference), it is fixed to
  12. a clock named "xxti".
  13. - fout_epll: Input PLL to the AudioSS block, parent of mout_audss.
  14. - iiscdclk0: Optional external i2s clock, parent of mout_i2s. If not
  15. specified, it is fixed to a clock named "iiscdclk0".
  16. - sclk_audio0: Audio bus clock, parent of mout_i2s.
  17. - clock-names: Aliases for the above clocks. They should be "hclk",
  18. "xxti", "fout_epll", "iiscdclk0", and "sclk_audio0" respectively.
  19. All available clocks are defined as preprocessor macros in
  20. dt-bindings/clock/s5pv210-audss-clk.h header and can be used in device
  21. tree sources.
  22. Example: Clock controller node.
  23. clk_audss: clock-controller@c0900000 {
  24. compatible = "samsung,s5pv210-audss-clock";
  25. reg = <0xc0900000 0x1000>;
  26. #clock-cells = <1>;
  27. clock-names = "hclk", "xxti",
  28. "fout_epll", "sclk_audio0";
  29. clocks = <&clocks DOUT_HCLKP>, <&xxti>,
  30. <&clocks FOUT_EPLL>, <&clocks SCLK_AUDIO0>;
  31. };
  32. Example: I2S controller node that consumes the clock generated by the clock
  33. controller. Refer to the standard clock bindings for information
  34. about 'clocks' and 'clock-names' property.
  35. i2s0: i2s@03830000 {
  36. /* ... */
  37. clock-names = "iis", "i2s_opclk0",
  38. "i2s_opclk1";
  39. clocks = <&clk_audss CLK_I2S>, <&clk_audss CLK_I2S>,
  40. <&clk_audss CLK_DOUT_AUD_BUS>;
  41. /* ... */
  42. };