st,nomadik.txt 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. ST Microelectronics Nomadik SRC System Reset and Control
  2. This binding uses the common clock binding:
  3. Documentation/devicetree/bindings/clock/clock-bindings.txt
  4. The Nomadik SRC controller is responsible of controlling chrystals,
  5. PLLs and clock gates.
  6. Required properties for the SRC node:
  7. - compatible: must be "stericsson,nomadik-src"
  8. - reg: must contain the SRC register base and size
  9. Optional properties for the SRC node:
  10. - disable-sxtalo: if present this will disable the SXTALO
  11. i.e. the driver output for the slow 32kHz chrystal, if the
  12. board has its own circuitry for providing this oscillator
  13. - disable-mxtal: if present this will disable the MXTALO,
  14. i.e. the driver output for the main (~19.2 MHz) chrystal,
  15. if the board has its own circuitry for providing this
  16. oscillator
  17. PLL nodes: these nodes represent the two PLLs on the system,
  18. which should both have the main chrystal, represented as a
  19. fixed frequency clock, as parent.
  20. Required properties for the two PLL nodes:
  21. - compatible: must be "st,nomadik-pll-clock"
  22. - clock-cells: must be 0
  23. - clock-id: must be 1 or 2 for PLL1 and PLL2 respectively
  24. - clocks: this clock will have main chrystal as parent
  25. HCLK nodes: these represent the clock gates on individual
  26. lines from the HCLK clock tree and the gate for individual
  27. lines from the PCLK clock tree.
  28. Requires properties for the HCLK nodes:
  29. - compatible: must be "st,nomadik-hclk-clock"
  30. - clock-cells: must be 0
  31. - clock-id: must be the clock ID from 0 to 63 according to
  32. this table:
  33. 0: HCLKDMA0
  34. 1: HCLKSMC
  35. 2: HCLKSDRAM
  36. 3: HCLKDMA1
  37. 4: HCLKCLCD
  38. 5: PCLKIRDA
  39. 6: PCLKSSP
  40. 7: PCLKUART0
  41. 8: PCLKSDI
  42. 9: PCLKI2C0
  43. 10: PCLKI2C1
  44. 11: PCLKUART1
  45. 12: PCLMSP0
  46. 13: HCLKUSB
  47. 14: HCLKDIF
  48. 15: HCLKSAA
  49. 16: HCLKSVA
  50. 17: PCLKHSI
  51. 18: PCLKXTI
  52. 19: PCLKUART2
  53. 20: PCLKMSP1
  54. 21: PCLKMSP2
  55. 22: PCLKOWM
  56. 23: HCLKHPI
  57. 24: PCLKSKE
  58. 25: PCLKHSEM
  59. 26: HCLK3D
  60. 27: HCLKHASH
  61. 28: HCLKCRYP
  62. 29: PCLKMSHC
  63. 30: HCLKUSBM
  64. 31: HCLKRNG
  65. (32, 33, 34, 35 RESERVED)
  66. 36: CLDCLK
  67. 37: IRDACLK
  68. 38: SSPICLK
  69. 39: UART0CLK
  70. 40: SDICLK
  71. 41: I2C0CLK
  72. 42: I2C1CLK
  73. 43: UART1CLK
  74. 44: MSPCLK0
  75. 45: USBCLK
  76. 46: DIFCLK
  77. 47: IPI2CCLK
  78. 48: IPBMCCLK
  79. 49: HSICLKRX
  80. 50: HSICLKTX
  81. 51: UART2CLK
  82. 52: MSPCLK1
  83. 53: MSPCLK2
  84. 54: OWMCLK
  85. (55 RESERVED)
  86. 56: SKECLK
  87. (57 RESERVED)
  88. 58: 3DCLK
  89. 59: PCLKMSP3
  90. 60: MSPCLK3
  91. 61: MSHCCLK
  92. 62: USBMCLK
  93. 63: RNGCCLK