fapll.txt 1.0 KB

123456789101112131415161718192021222324252627282930313233
  1. Binding for Texas Instruments FAPLL clock.
  2. Binding status: Unstable - ABI compatibility may be broken in the future
  3. This binding uses the common clock binding[1]. It assumes a
  4. register-mapped FAPLL with usually two selectable input clocks
  5. (reference clock and bypass clock), and one or more child
  6. syntesizers.
  7. [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
  8. Required properties:
  9. - compatible : shall be "ti,dm816-fapll-clock"
  10. - #clock-cells : from common clock binding; shall be set to 0.
  11. - clocks : link phandles of parent clocks (clk-ref and clk-bypass)
  12. - reg : address and length of the register set for controlling the FAPLL.
  13. Examples:
  14. main_fapll: main_fapll {
  15. #clock-cells = <1>;
  16. compatible = "ti,dm816-fapll-clock";
  17. reg = <0x400 0x40>;
  18. clocks = <&sys_clkin_ck &sys_clkin_ck>;
  19. clock-indices = <1>, <2>, <3>, <4>, <5>,
  20. <6>, <7>;
  21. clock-output-names = "main_pll_clk1",
  22. "main_pll_clk2",
  23. "main_pll_clk3",
  24. "main_pll_clk4",
  25. "main_pll_clk5",
  26. "main_pll_clk6",
  27. "main_pll_clk7";
  28. };