sun6i-dma.txt 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. Allwinner A31 DMA Controller
  2. This driver follows the generic DMA bindings defined in dma.txt.
  3. Required properties:
  4. - compatible: Must be one of
  5. "allwinner,sun6i-a31-dma"
  6. "allwinner,sun8i-a23-dma"
  7. "allwinner,sun8i-h3-dma"
  8. - reg: Should contain the registers base address and length
  9. - interrupts: Should contain a reference to the interrupt used by this device
  10. - clocks: Should contain a reference to the parent AHB clock
  11. - resets: Should contain a reference to the reset controller asserting
  12. this device in reset
  13. - #dma-cells : Should be 1, a single cell holding a line request number
  14. Example:
  15. dma: dma-controller@01c02000 {
  16. compatible = "allwinner,sun6i-a31-dma";
  17. reg = <0x01c02000 0x1000>;
  18. interrupts = <0 50 4>;
  19. clocks = <&ahb1_gates 6>;
  20. resets = <&ahb1_rst 6>;
  21. #dma-cells = <1>;
  22. };
  23. Clients:
  24. DMA clients connected to the A31 DMA controller must use the format
  25. described in the dma.txt file, using a two-cell specifier for each
  26. channel: a phandle plus one integer cells.
  27. The two cells in order are:
  28. 1. A phandle pointing to the DMA controller.
  29. 2. The port ID as specified in the datasheet
  30. Example:
  31. spi2: spi@01c6a000 {
  32. compatible = "allwinner,sun6i-a31-spi";
  33. reg = <0x01c6a000 0x1000>;
  34. interrupts = <0 67 4>;
  35. clocks = <&ahb1_gates 22>, <&spi2_clk>;
  36. clock-names = "ahb", "mod";
  37. dmas = <&dma 25>, <&dma 25>;
  38. dma-names = "rx", "tx";
  39. resets = <&ahb1_rst 22>;
  40. };