gpio-stp-xway.txt 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. Lantiq SoC Serial To Parallel (STP) GPIO controller
  2. The Serial To Parallel (STP) is found on MIPS based Lantiq socs. It is a
  3. peripheral controller used to drive external shift register cascades. At most
  4. 3 groups of 8 bits can be driven. The hardware is able to allow the DSL modem
  5. to drive the 2 LSBs of the cascade automatically.
  6. Required properties:
  7. - compatible : Should be "lantiq,gpio-stp-xway"
  8. - reg : Address and length of the register set for the device
  9. - #gpio-cells : Should be two. The first cell is the pin number and
  10. the second cell is used to specify optional parameters (currently
  11. unused).
  12. - gpio-controller : Marks the device node as a gpio controller.
  13. Optional properties:
  14. - lantiq,shadow : The default value that we shall assume as already set on the
  15. shift register cascade.
  16. - lantiq,groups : Set the 3 bit mask to select which of the 3 groups are enabled
  17. in the shift register cascade.
  18. - lantiq,dsl : The dsl core can control the 2 LSBs of the gpio cascade. This 2 bit
  19. property can enable this feature.
  20. - lantiq,phy1 : The gphy1 core can control 3 bits of the gpio cascade.
  21. - lantiq,phy2 : The gphy2 core can control 3 bits of the gpio cascade.
  22. - lantiq,rising : use rising instead of falling edge for the shift register
  23. Example:
  24. gpio1: stp@E100BB0 {
  25. compatible = "lantiq,gpio-stp-xway";
  26. reg = <0xE100BB0 0x40>;
  27. #gpio-cells = <2>;
  28. gpio-controller;
  29. lantiq,shadow = <0xffff>;
  30. lantiq,groups = <0x7>;
  31. lantiq,dsl = <0x3>;
  32. lantiq,phy1 = <0x7>;
  33. lantiq,phy2 = <0x7>;
  34. /* lantiq,rising; */
  35. };