renesas,intc-irqpin.txt 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. DT bindings for the R-/SH-Mobile irqpin controller
  2. Required properties:
  3. - compatible: has to be "renesas,intc-irqpin-<soctype>", "renesas,intc-irqpin"
  4. as fallback.
  5. Examples with soctypes are:
  6. - "renesas,intc-irqpin-r8a7740" (R-Mobile A1)
  7. - "renesas,intc-irqpin-r8a7778" (R-Car M1A)
  8. - "renesas,intc-irqpin-r8a7779" (R-Car H1)
  9. - "renesas,intc-irqpin-sh73a0" (SH-Mobile AG5)
  10. - reg: Base address and length of each register bank used by the external
  11. IRQ pins driven by the interrupt controller hardware module. The base
  12. addresses, length and number of required register banks varies with soctype.
  13. - interrupt-controller: Identifies the node as an interrupt controller.
  14. - #interrupt-cells: has to be <2>: an interrupt index and flags, as defined in
  15. interrupts.txt in this directory.
  16. - interrupts: Must contain a list of interrupt specifiers. For each interrupt
  17. provided by this irqpin controller instance, there must be one entry,
  18. referring to the corresponding parent interrupt.
  19. Optional properties:
  20. - any properties, listed in interrupts.txt, and any standard resource allocation
  21. properties
  22. - sense-bitfield-width: width of a single sense bitfield in the SENSE register,
  23. if different from the default 4 bits
  24. - control-parent: disable and enable interrupts on the parent interrupt
  25. controller, needed for some broken implementations
  26. - clocks: Must contain a reference to the functional clock. This property is
  27. mandatory if the hardware implements a controllable functional clock for
  28. the irqpin controller instance.
  29. - power-domains: Must contain a reference to the power domain. This property is
  30. mandatory if the irqpin controller instance is part of a controllable power
  31. domain.
  32. Example
  33. -------
  34. irqpin1: interrupt-controller@e6900004 {
  35. compatible = "renesas,intc-irqpin-r8a7740",
  36. "renesas,intc-irqpin";
  37. #interrupt-cells = <2>;
  38. interrupt-controller;
  39. reg = <0xe6900004 4>,
  40. <0xe6900014 4>,
  41. <0xe6900024 1>,
  42. <0xe6900044 1>,
  43. <0xe6900064 1>;
  44. interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH
  45. 0 149 IRQ_TYPE_LEVEL_HIGH
  46. 0 149 IRQ_TYPE_LEVEL_HIGH
  47. 0 149 IRQ_TYPE_LEVEL_HIGH
  48. 0 149 IRQ_TYPE_LEVEL_HIGH
  49. 0 149 IRQ_TYPE_LEVEL_HIGH
  50. 0 149 IRQ_TYPE_LEVEL_HIGH
  51. 0 149 IRQ_TYPE_LEVEL_HIGH>;
  52. clocks = <&mstp2_clks R8A7740_CLK_INTCA>;
  53. power-domains = <&pd_a4s>;
  54. };