ti,omap-intc-irq.txt 842 B

12345678910111213141516171819202122232425262728
  1. Omap2/3 intc controller
  2. On TI omap2 and 3 the intc interrupt controller can provide
  3. 96 or 128 IRQ signals to the ARM host depending on the SoC.
  4. Required Properties:
  5. - compatible: should be one of
  6. "ti,omap2-intc"
  7. "ti,omap3-intc"
  8. "ti,dm814-intc"
  9. "ti,dm816-intc"
  10. "ti,am33xx-intc"
  11. - interrupt-controller : Identifies the node as an interrupt controller
  12. - #interrupt-cells : Specifies the number of cells needed to encode interrupt
  13. source, should be 1 for intc
  14. - interrupts: interrupt reference to primary interrupt controller
  15. Please refer to interrupts.txt in this directory for details of the common
  16. Interrupt Controllers bindings used by client devices.
  17. Example:
  18. intc: interrupt-controller@48200000 {
  19. compatible = "ti,omap3-intc";
  20. interrupt-controller;
  21. #interrupt-cells = <1>;
  22. reg = <0x48200000 0x1000>;
  23. };