s5p-mfc.txt 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. * Samsung Multi Format Codec (MFC)
  2. Multi Format Codec (MFC) is the IP present in Samsung SoCs which
  3. supports high resolution decoding and encoding functionalities.
  4. The MFC device driver is a v4l2 driver which can encode/decode
  5. video raw/elementary streams and has support for all popular
  6. video codecs.
  7. Required properties:
  8. - compatible : value should be either one among the following
  9. (a) "samsung,mfc-v5" for MFC v5 present in Exynos4 SoCs
  10. (b) "samsung,mfc-v6" for MFC v6 present in Exynos5 SoCs
  11. (c) "samsung,mfc-v7" for MFC v7 present in Exynos5420 SoC
  12. (d) "samsung,mfc-v8" for MFC v8 present in Exynos5800 SoC
  13. - reg : Physical base address of the IP registers and length of memory
  14. mapped region.
  15. - interrupts : MFC interrupt number to the CPU.
  16. - clocks : from common clock binding: handle to mfc clock.
  17. - clock-names : from common clock binding: must contain "mfc",
  18. corresponding to entry in the clocks property.
  19. - samsung,mfc-r : Base address of the first memory bank used by MFC
  20. for DMA contiguous memory allocation and its size.
  21. - samsung,mfc-l : Base address of the second memory bank used by MFC
  22. for DMA contiguous memory allocation and its size.
  23. Optional properties:
  24. - power-domains : power-domain property defined with a phandle
  25. to respective power domain.
  26. Example:
  27. SoC specific DT entry:
  28. mfc: codec@13400000 {
  29. compatible = "samsung,mfc-v5";
  30. reg = <0x13400000 0x10000>;
  31. interrupts = <0 94 0>;
  32. power-domains = <&pd_mfc>;
  33. clocks = <&clock 273>;
  34. clock-names = "mfc";
  35. };
  36. Board specific DT entry:
  37. codec@13400000 {
  38. samsung,mfc-r = <0x43000000 0x800000>;
  39. samsung,mfc-l = <0x51000000 0x800000>;
  40. };