Domovská stránka Prehľadávať Pomoc
Registrovať Prihlásiť sa
dingyu
/
CooCenter-System-kernel
1
0
Fork 0
Súbory Issues 0 Pull requesty 0 Wiki
Branch: master
Branche Tagy
CooCenter-Sy...
/
Documentation
/
devicetree
/
bindings
/
memory-controllers
/
tegra-emc.txt

tegra-emc.txt 11 KB
Permanentný odkaz História Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374 
  1. NVIDIA Tegra124 SoC EMC (external memory controller)
    2. 

  2. ====================================================
    3. 

  3. 

  4. Required properties :
    5. 

  5. - compatible : Should be "nvidia,tegra124-emc".
    6. 

  6. - reg : physical base address and length of the controller's registers.
    7. 

  7. - nvidia,memory-controller : phandle of the MC driver.
    8. 

  8. 

  9. The node should contain a "emc-timings" subnode for each supported RAM type
    10. 

  10. (see field RAM_CODE in register PMC_STRAPPING_OPT_A), with its unit address
    11. 

  11. being its RAM_CODE.
    12. 

  12. 

  13. Required properties for "emc-timings" nodes :
    14. 

  14. - nvidia,ram-code : Should contain the value of RAM_CODE this timing set is
    15. 

  15. used for.
    16. 

  16. 

  17. Each "emc-timings" node should contain a "timing" subnode for every supported
    18. 

  18. EMC clock rate. The "timing" subnodes should have the clock rate in Hz as
    19. 

  19. their unit address.
    20. 

  20. 

  21. Required properties for "timing" nodes :
    22. 

  22. - clock-frequency : Should contain the memory clock rate in Hz.
    23. 

  23. - The following properties contain EMC timing characterization values
    24. 

  24. (specified in the board documentation) :
    25. 

  25.   - nvidia,emc-auto-cal-config : EMC_AUTO_CAL_CONFIG
    26. 

  26.   - nvidia,emc-auto-cal-config2 : EMC_AUTO_CAL_CONFIG2
    27. 

  27.   - nvidia,emc-auto-cal-config3 : EMC_AUTO_CAL_CONFIG3
    28. 

  28.   - nvidia,emc-auto-cal-interval : EMC_AUTO_CAL_INTERVAL
    29. 

  29.   - nvidia,emc-bgbias-ctl0 : EMC_BGBIAS_CTL0
    30. 

  30.   - nvidia,emc-cfg : EMC_CFG
    31. 

  31.   - nvidia,emc-cfg-2 : EMC_CFG_2
    32. 

  32.   - nvidia,emc-ctt-term-ctrl : EMC_CTT_TERM_CTRL
    33. 

  33.   - nvidia,emc-mode-1 : Mode Register 1
    34. 

  34.   - nvidia,emc-mode-2 : Mode Register 2
    35. 

  35.   - nvidia,emc-mode-4 : Mode Register 4
    36. 

  36.   - nvidia,emc-mode-reset : Mode Register 0
    37. 

  37.   - nvidia,emc-mrs-wait-cnt : EMC_MRS_WAIT_CNT
    38. 

  38.   - nvidia,emc-sel-dpd-ctrl : EMC_SEL_DPD_CTRL
    39. 

  39.   - nvidia,emc-xm2dqspadctrl2 : EMC_XM2DQSPADCTRL2
    40. 

  40.   - nvidia,emc-zcal-cnt-long : EMC_ZCAL_WAIT_CNT after clock change
    41. 

  41.   - nvidia,emc-zcal-interval : EMC_ZCAL_INTERVAL
    42. 

  42. - nvidia,emc-configuration : EMC timing characterization data. These are the
    43. 

  43. registers (see section "15.6.2 EMC Registers" in the TRM) whose values need to
    44. 

  44. be specified, according to the board documentation:
    45. 

  45. 

  46. 	EMC_RC
    47. 

  47. 	EMC_RFC
    48. 

  48. 	EMC_RFC_SLR
    49. 

  49. 	EMC_RAS
    50. 

  50. 	EMC_RP
    51. 

  51. 	EMC_R2W
    52. 

  52. 	EMC_W2R
    53. 

  53. 	EMC_R2P
    54. 

  54. 	EMC_W2P
    55. 

  55. 	EMC_RD_RCD
    56. 

  56. 	EMC_WR_RCD
    57. 

  57. 	EMC_RRD
    58. 

  58. 	EMC_REXT
    59. 

  59. 	EMC_WEXT
    60. 

  60. 	EMC_WDV
    61. 

  61. 	EMC_WDV_MASK
    62. 

  62. 	EMC_QUSE
    63. 

  63. 	EMC_QUSE_WIDTH
    64. 

  64. 	EMC_IBDLY
    65. 

  65. 	EMC_EINPUT
    66. 

  66. 	EMC_EINPUT_DURATION
    67. 

  67. 	EMC_PUTERM_EXTRA
    68. 

  68. 	EMC_PUTERM_WIDTH
    69. 

  69. 	EMC_PUTERM_ADJ
    70. 

  70. 	EMC_CDB_CNTL_1
    71. 

  71. 	EMC_CDB_CNTL_2
    72. 

  72. 	EMC_CDB_CNTL_3
    73. 

  73. 	EMC_QRST
    74. 

  74. 	EMC_QSAFE
    75. 

  75. 	EMC_RDV
    76. 

  76. 	EMC_RDV_MASK
    77. 

  77. 	EMC_REFRESH
    78. 

  78. 	EMC_BURST_REFRESH_NUM
    79. 

  79. 	EMC_PRE_REFRESH_REQ_CNT
    80. 

  80. 	EMC_PDEX2WR
    81. 

  81. 	EMC_PDEX2RD
    82. 

  82. 	EMC_PCHG2PDEN
    83. 

  83. 	EMC_ACT2PDEN
    84. 

  84. 	EMC_AR2PDEN
    85. 

  85. 	EMC_RW2PDEN
    86. 

  86. 	EMC_TXSR
    87. 

  87. 	EMC_TXSRDLL
    88. 

  88. 	EMC_TCKE
    89. 

  89. 	EMC_TCKESR
    90. 

  90. 	EMC_TPD
    91. 

  91. 	EMC_TFAW
    92. 

  92. 	EMC_TRPAB
    93. 

  93. 	EMC_TCLKSTABLE
    94. 

  94. 	EMC_TCLKSTOP
    95. 

  95. 	EMC_TREFBW
    96. 

  96. 	EMC_FBIO_CFG6
    97. 

  97. 	EMC_ODT_WRITE
    98. 

  98. 	EMC_ODT_READ
    99. 

  99. 	EMC_FBIO_CFG5
    100. 

  100. 	EMC_CFG_DIG_DLL
    101. 

  101. 	EMC_CFG_DIG_DLL_PERIOD
    102. 

  102. 	EMC_DLL_XFORM_DQS0
    103. 

  103. 	EMC_DLL_XFORM_DQS1
    104. 

  104. 	EMC_DLL_XFORM_DQS2
    105. 

  105. 	EMC_DLL_XFORM_DQS3
    106. 

  106. 	EMC_DLL_XFORM_DQS4
    107. 

  107. 	EMC_DLL_XFORM_DQS5
    108. 

  108. 	EMC_DLL_XFORM_DQS6
    109. 

  109. 	EMC_DLL_XFORM_DQS7
    110. 

  110. 	EMC_DLL_XFORM_DQS8
    111. 

  111. 	EMC_DLL_XFORM_DQS9
    112. 

  112. 	EMC_DLL_XFORM_DQS10
    113. 

  113. 	EMC_DLL_XFORM_DQS11
    114. 

  114. 	EMC_DLL_XFORM_DQS12
    115. 

  115. 	EMC_DLL_XFORM_DQS13
    116. 

  116. 	EMC_DLL_XFORM_DQS14
    117. 

  117. 	EMC_DLL_XFORM_DQS15
    118. 

  118. 	EMC_DLL_XFORM_QUSE0
    119. 

  119. 	EMC_DLL_XFORM_QUSE1
    120. 

  120. 	EMC_DLL_XFORM_QUSE2
    121. 

  121. 	EMC_DLL_XFORM_QUSE3
    122. 

  122. 	EMC_DLL_XFORM_QUSE4
    123. 

  123. 	EMC_DLL_XFORM_QUSE5
    124. 

  124. 	EMC_DLL_XFORM_QUSE6
    125. 

  125. 	EMC_DLL_XFORM_QUSE7
    126. 

  126. 	EMC_DLL_XFORM_ADDR0
    127. 

  127. 	EMC_DLL_XFORM_ADDR1
    128. 

  128. 	EMC_DLL_XFORM_ADDR2
    129. 

  129. 	EMC_DLL_XFORM_ADDR3
    130. 

  130. 	EMC_DLL_XFORM_ADDR4
    131. 

  131. 	EMC_DLL_XFORM_ADDR5
    132. 

  132. 	EMC_DLL_XFORM_QUSE8
    133. 

  133. 	EMC_DLL_XFORM_QUSE9
    134. 

  134. 	EMC_DLL_XFORM_QUSE10
    135. 

  135. 	EMC_DLL_XFORM_QUSE11
    136. 

  136. 	EMC_DLL_XFORM_QUSE12
    137. 

  137. 	EMC_DLL_XFORM_QUSE13
    138. 

  138. 	EMC_DLL_XFORM_QUSE14
    139. 

  139. 	EMC_DLL_XFORM_QUSE15
    140. 

  140. 	EMC_DLI_TRIM_TXDQS0
    141. 

  141. 	EMC_DLI_TRIM_TXDQS1
    142. 

  142. 	EMC_DLI_TRIM_TXDQS2
    143. 

  143. 	EMC_DLI_TRIM_TXDQS3
    144. 

  144. 	EMC_DLI_TRIM_TXDQS4
    145. 

  145. 	EMC_DLI_TRIM_TXDQS5
    146. 

  146. 	EMC_DLI_TRIM_TXDQS6
    147. 

  147. 	EMC_DLI_TRIM_TXDQS7
    148. 

  148. 	EMC_DLI_TRIM_TXDQS8
    149. 

  149. 	EMC_DLI_TRIM_TXDQS9
    150. 

  150. 	EMC_DLI_TRIM_TXDQS10
    151. 

  151. 	EMC_DLI_TRIM_TXDQS11
    152. 

  152. 	EMC_DLI_TRIM_TXDQS12
    153. 

  153. 	EMC_DLI_TRIM_TXDQS13
    154. 

  154. 	EMC_DLI_TRIM_TXDQS14
    155. 

  155. 	EMC_DLI_TRIM_TXDQS15
    156. 

  156. 	EMC_DLL_XFORM_DQ0
    157. 

  157. 	EMC_DLL_XFORM_DQ1
    158. 

  158. 	EMC_DLL_XFORM_DQ2
    159. 

  159. 	EMC_DLL_XFORM_DQ3
    160. 

  160. 	EMC_DLL_XFORM_DQ4
    161. 

  161. 	EMC_DLL_XFORM_DQ5
    162. 

  162. 	EMC_DLL_XFORM_DQ6
    163. 

  163. 	EMC_DLL_XFORM_DQ7
    164. 

  164. 	EMC_XM2CMDPADCTRL
    165. 

  165. 	EMC_XM2CMDPADCTRL4
    166. 

  166. 	EMC_XM2CMDPADCTRL5
    167. 

  167. 	EMC_XM2DQPADCTRL2
    168. 

  168. 	EMC_XM2DQPADCTRL3
    169. 

  169. 	EMC_XM2CLKPADCTRL
    170. 

  170. 	EMC_XM2CLKPADCTRL2
    171. 

  171. 	EMC_XM2COMPPADCTRL
    172. 

  172. 	EMC_XM2VTTGENPADCTRL
    173. 

  173. 	EMC_XM2VTTGENPADCTRL2
    174. 

  174. 	EMC_XM2VTTGENPADCTRL3
    175. 

  175. 	EMC_XM2DQSPADCTRL3
    176. 

  176. 	EMC_XM2DQSPADCTRL4
    177. 

  177. 	EMC_XM2DQSPADCTRL5
    178. 

  178. 	EMC_XM2DQSPADCTRL6
    179. 

  179. 	EMC_DSR_VTTGEN_DRV
    180. 

  180. 	EMC_TXDSRVTTGEN
    181. 

  181. 	EMC_FBIO_SPARE
    182. 

  182. 	EMC_ZCAL_WAIT_CNT
    183. 

  183. 	EMC_MRS_WAIT_CNT2
    184. 

  184. 	EMC_CTT
    185. 

  185. 	EMC_CTT_DURATION
    186. 

  186. 	EMC_CFG_PIPE
    187. 

  187. 	EMC_DYN_SELF_REF_CONTROL
    188. 

  188. 	EMC_QPOP
    189. 

  189. 

  190. Example SoC include file:
    191. 

  191. 

  192. / {
    193. 

  193. 	emc@0,7001b000 {
    194. 

  194. 		compatible = "nvidia,tegra124-emc";
    195. 

  195. 		reg = <0x0 0x7001b000 0x0 0x1000>;
    196. 

  196. 

  197. 		nvidia,memory-controller = <&mc>;
    198. 

  198. 	};
    199. 

  199. };
    200. 

  200. 

  201. Example board file:
    202. 

  202. 

  203. / {
    204. 

  204. 	emc@0,7001b000 {
    205. 

  205. 		emc-timings-3 {
    206. 

  206. 			nvidia,ram-code = <3>;
    207. 

  207. 

  208. 			timing-12750000 {
    209. 

  209. 				clock-frequency = <12750000>;
    210. 

  210. 

  211. 				nvidia,emc-zcal-cnt-long = <0x00000042>;
    212. 

  212. 				nvidia,emc-auto-cal-interval = <0x001fffff>;
    213. 

  213. 				nvidia,emc-ctt-term-ctrl = <0x00000802>;
    214. 

  214. 				nvidia,emc-cfg = <0x73240000>;
    215. 

  215. 				nvidia,emc-cfg-2 = <0x000008c5>;
    216. 

  216. 				nvidia,emc-sel-dpd-ctrl = <0x00040128>;
    217. 

  217. 				nvidia,emc-bgbias-ctl0 = <0x00000008>;
    218. 

  218. 				nvidia,emc-auto-cal-config = <0xa1430000>;
    219. 

  219. 				nvidia,emc-auto-cal-config2 = <0x00000000>;
    220. 

  220. 				nvidia,emc-auto-cal-config3 = <0x00000000>;
    221. 

  221. 				nvidia,emc-mode-reset = <0x80001221>;
    222. 

  222. 				nvidia,emc-mode-1 = <0x80100003>;
    223. 

  223. 				nvidia,emc-mode-2 = <0x80200008>;
    224. 

  224. 				nvidia,emc-mode-4 = <0x00000000>;
    225. 

  225. 

  226. 				nvidia,emc-configuration = <
    227. 

  227. 					0x00000000 /* EMC_RC */
    228. 

  228. 					0x00000003 /* EMC_RFC */
    229. 

  229. 					0x00000000 /* EMC_RFC_SLR */
    230. 

  230. 					0x00000000 /* EMC_RAS */
    231. 

  231. 					0x00000000 /* EMC_RP */
    232. 

  232. 					0x00000004 /* EMC_R2W */
    233. 

  233. 					0x0000000a /* EMC_W2R */
    234. 

  234. 					0x00000003 /* EMC_R2P */
    235. 

  235. 					0x0000000b /* EMC_W2P */
    236. 

  236. 					0x00000000 /* EMC_RD_RCD */
    237. 

  237. 					0x00000000 /* EMC_WR_RCD */
    238. 

  238. 					0x00000003 /* EMC_RRD */
    239. 

  239. 					0x00000003 /* EMC_REXT */
    240. 

  240. 					0x00000000 /* EMC_WEXT */
    241. 

  241. 					0x00000006 /* EMC_WDV */
    242. 

  242. 					0x00000006 /* EMC_WDV_MASK */
    243. 

  243. 					0x00000006 /* EMC_QUSE */
    244. 

  244. 					0x00000002 /* EMC_QUSE_WIDTH */
    245. 

  245. 					0x00000000 /* EMC_IBDLY */
    246. 

  246. 					0x00000005 /* EMC_EINPUT */
    247. 

  247. 					0x00000005 /* EMC_EINPUT_DURATION */
    248. 

  248. 					0x00010000 /* EMC_PUTERM_EXTRA */
    249. 

  249. 					0x00000003 /* EMC_PUTERM_WIDTH */
    250. 

  250. 					0x00000000 /* EMC_PUTERM_ADJ */
    251. 

  251. 					0x00000000 /* EMC_CDB_CNTL_1 */
    252. 

  252. 					0x00000000 /* EMC_CDB_CNTL_2 */
    253. 

  253. 					0x00000000 /* EMC_CDB_CNTL_3 */
    254. 

  254. 					0x00000004 /* EMC_QRST */
    255. 

  255. 					0x0000000c /* EMC_QSAFE */
    256. 

  256. 					0x0000000d /* EMC_RDV */
    257. 

  257. 					0x0000000f /* EMC_RDV_MASK */
    258. 

  258. 					0x00000060 /* EMC_REFRESH */
    259. 

  259. 					0x00000000 /* EMC_BURST_REFRESH_NUM */
    260. 

  260. 					0x00000018 /* EMC_PRE_REFRESH_REQ_CNT */
    261. 

  261. 					0x00000002 /* EMC_PDEX2WR */
    262. 

  262. 					0x00000002 /* EMC_PDEX2RD */
    263. 

  263. 					0x00000001 /* EMC_PCHG2PDEN */
    264. 

  264. 					0x00000000 /* EMC_ACT2PDEN */
    265. 

  265. 					0x00000007 /* EMC_AR2PDEN */
    266. 

  266. 					0x0000000f /* EMC_RW2PDEN */
    267. 

  267. 					0x00000005 /* EMC_TXSR */
    268. 

  268. 					0x00000005 /* EMC_TXSRDLL */
    269. 

  269. 					0x00000004 /* EMC_TCKE */
    270. 

  270. 					0x00000005 /* EMC_TCKESR */
    271. 

  271. 					0x00000004 /* EMC_TPD */
    272. 

  272. 					0x00000000 /* EMC_TFAW */
    273. 

  273. 					0x00000000 /* EMC_TRPAB */
    274. 

  274. 					0x00000005 /* EMC_TCLKSTABLE */
    275. 

  275. 					0x00000005 /* EMC_TCLKSTOP */
    276. 

  276. 					0x00000064 /* EMC_TREFBW */
    277. 

  277. 					0x00000000 /* EMC_FBIO_CFG6 */
    278. 

  278. 					0x00000000 /* EMC_ODT_WRITE */
    279. 

  279. 					0x00000000 /* EMC_ODT_READ */
    280. 

  280. 					0x106aa298 /* EMC_FBIO_CFG5 */
    281. 

  281. 					0x002c00a0 /* EMC_CFG_DIG_DLL */
    282. 

  282. 					0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
    283. 

  283. 					0x00064000 /* EMC_DLL_XFORM_DQS0 */
    284. 

  284. 					0x00064000 /* EMC_DLL_XFORM_DQS1 */
    285. 

  285. 					0x00064000 /* EMC_DLL_XFORM_DQS2 */
    286. 

  286. 					0x00064000 /* EMC_DLL_XFORM_DQS3 */
    287. 

  287. 					0x00064000 /* EMC_DLL_XFORM_DQS4 */
    288. 

  288. 					0x00064000 /* EMC_DLL_XFORM_DQS5 */
    289. 

  289. 					0x00064000 /* EMC_DLL_XFORM_DQS6 */
    290. 

  290. 					0x00064000 /* EMC_DLL_XFORM_DQS7 */
    291. 

  291. 					0x00064000 /* EMC_DLL_XFORM_DQS8 */
    292. 

  292. 					0x00064000 /* EMC_DLL_XFORM_DQS9 */
    293. 

  293. 					0x00064000 /* EMC_DLL_XFORM_DQS10 */
    294. 

  294. 					0x00064000 /* EMC_DLL_XFORM_DQS11 */
    295. 

  295. 					0x00064000 /* EMC_DLL_XFORM_DQS12 */
    296. 

  296. 					0x00064000 /* EMC_DLL_XFORM_DQS13 */
    297. 

  297. 					0x00064000 /* EMC_DLL_XFORM_DQS14 */
    298. 

  298. 					0x00064000 /* EMC_DLL_XFORM_DQS15 */
    299. 

  299. 					0x00000000 /* EMC_DLL_XFORM_QUSE0 */
    300. 

  300. 					0x00000000 /* EMC_DLL_XFORM_QUSE1 */
    301. 

  301. 					0x00000000 /* EMC_DLL_XFORM_QUSE2 */
    302. 

  302. 					0x00000000 /* EMC_DLL_XFORM_QUSE3 */
    303. 

  303. 					0x00000000 /* EMC_DLL_XFORM_QUSE4 */
    304. 

  304. 					0x00000000 /* EMC_DLL_XFORM_QUSE5 */
    305. 

  305. 					0x00000000 /* EMC_DLL_XFORM_QUSE6 */
    306. 

  306. 					0x00000000 /* EMC_DLL_XFORM_QUSE7 */
    307. 

  307. 					0x00000000 /* EMC_DLL_XFORM_ADDR0 */
    308. 

  308. 					0x00000000 /* EMC_DLL_XFORM_ADDR1 */
    309. 

  309. 					0x00000000 /* EMC_DLL_XFORM_ADDR2 */
    310. 

  310. 					0x00000000 /* EMC_DLL_XFORM_ADDR3 */
    311. 

  311. 					0x00000000 /* EMC_DLL_XFORM_ADDR4 */
    312. 

  312. 					0x00000000 /* EMC_DLL_XFORM_ADDR5 */
    313. 

  313. 					0x00000000 /* EMC_DLL_XFORM_QUSE8 */
    314. 

  314. 					0x00000000 /* EMC_DLL_XFORM_QUSE9 */
    315. 

  315. 					0x00000000 /* EMC_DLL_XFORM_QUSE10 */
    316. 

  316. 					0x00000000 /* EMC_DLL_XFORM_QUSE11 */
    317. 

  317. 					0x00000000 /* EMC_DLL_XFORM_QUSE12 */
    318. 

  318. 					0x00000000 /* EMC_DLL_XFORM_QUSE13 */
    319. 

  319. 					0x00000000 /* EMC_DLL_XFORM_QUSE14 */
    320. 

  320. 					0x00000000 /* EMC_DLL_XFORM_QUSE15 */
    321. 

  321. 					0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
    322. 

  322. 					0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
    323. 

  323. 					0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
    324. 

  324. 					0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
    325. 

  325. 					0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
    326. 

  326. 					0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
    327. 

  327. 					0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
    328. 

  328. 					0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
    329. 

  329. 					0x00000000 /* EMC_DLI_TRIM_TXDQS8 */
    330. 

  330. 					0x00000000 /* EMC_DLI_TRIM_TXDQS9 */
    331. 

  331. 					0x00000000 /* EMC_DLI_TRIM_TXDQS10 */
    332. 

  332. 					0x00000000 /* EMC_DLI_TRIM_TXDQS11 */
    333. 

  333. 					0x00000000 /* EMC_DLI_TRIM_TXDQS12 */
    334. 

  334. 					0x00000000 /* EMC_DLI_TRIM_TXDQS13 */
    335. 

  335. 					0x00000000 /* EMC_DLI_TRIM_TXDQS14 */
    336. 

  336. 					0x00000000 /* EMC_DLI_TRIM_TXDQS15 */
    337. 

  337. 					0x000fc000 /* EMC_DLL_XFORM_DQ0 */
    338. 

  338. 					0x000fc000 /* EMC_DLL_XFORM_DQ1 */
    339. 

  339. 					0x000fc000 /* EMC_DLL_XFORM_DQ2 */
    340. 

  340. 					0x000fc000 /* EMC_DLL_XFORM_DQ3 */
    341. 

  341. 					0x0000fc00 /* EMC_DLL_XFORM_DQ4 */
    342. 

  342. 					0x0000fc00 /* EMC_DLL_XFORM_DQ5 */
    343. 

  343. 					0x0000fc00 /* EMC_DLL_XFORM_DQ6 */
    344. 

  344. 					0x0000fc00 /* EMC_DLL_XFORM_DQ7 */
    345. 

  345. 					0x10000280 /* EMC_XM2CMDPADCTRL */
    346. 

  346. 					0x00000000 /* EMC_XM2CMDPADCTRL4 */
    347. 

  347. 					0x00111111 /* EMC_XM2CMDPADCTRL5 */
    348. 

  348. 					0x00000000 /* EMC_XM2DQPADCTRL2 */
    349. 

  349. 					0x00000000 /* EMC_XM2DQPADCTRL3 */
    350. 

  350. 					0x77ffc081 /* EMC_XM2CLKPADCTRL */
    351. 

  351. 					0x00000e0e /* EMC_XM2CLKPADCTRL2 */
    352. 

  352. 					0x81f1f108 /* EMC_XM2COMPPADCTRL */
    353. 

  353. 					0x07070004 /* EMC_XM2VTTGENPADCTRL */
    354. 

  354. 					0x0000003f /* EMC_XM2VTTGENPADCTRL2 */
    355. 

  355. 					0x016eeeee /* EMC_XM2VTTGENPADCTRL3 */
    356. 

  356. 					0x51451400 /* EMC_XM2DQSPADCTRL3 */
    357. 

  357. 					0x00514514 /* EMC_XM2DQSPADCTRL4 */
    358. 

  358. 					0x00514514 /* EMC_XM2DQSPADCTRL5 */
    359. 

  359. 					0x51451400 /* EMC_XM2DQSPADCTRL6 */
    360. 

  360. 					0x0000003f /* EMC_DSR_VTTGEN_DRV */
    361. 

  361. 					0x00000007 /* EMC_TXDSRVTTGEN */
    362. 

  362. 					0x00000000 /* EMC_FBIO_SPARE */
    363. 

  363. 					0x00000042 /* EMC_ZCAL_WAIT_CNT */
    364. 

  364. 					0x000e000e /* EMC_MRS_WAIT_CNT2 */
    365. 

  365. 					0x00000000 /* EMC_CTT */
    366. 

  366. 					0x00000003 /* EMC_CTT_DURATION */
    367. 

  367. 					0x0000f2f3 /* EMC_CFG_PIPE */
    368. 

  368. 					0x800001c5 /* EMC_DYN_SELF_REF_CONTROL */
    369. 

  369. 					0x0000000a /* EMC_QPOP */
    370. 

  370. 				>;
    371. 

  371. 			};
    372. 

  372. 		};
    373. 

  373. 	};
    374. 

  374. };
    375.