| 123456789101112131415161718192021 |
- * DMA Engine.
- The Octeon DMA Engine transfers between the Boot Bus and main memory.
- The DMA Engine will be referred to by phandle by any device that is
- connected to it.
- Properties:
- - compatible: "cavium,octeon-5750-bootbus-dma"
- Compatibility with all cn52XX, cn56XX and cn6XXX SOCs.
- - reg: The base address of the DMA Engine's register bank.
- - interrupts: A single interrupt specifier.
- Example:
- dma0: dma-engine@1180000000100 {
- compatible = "cavium,octeon-5750-bootbus-dma";
- reg = <0x11800 0x00000100 0x0 0x8>;
- interrupts = <0 63>;
- };
|
