mpc5xxx-mscan.txt 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. CAN Device Tree Bindings
  2. ------------------------
  3. (c) 2006-2009 Secret Lab Technologies Ltd
  4. Grant Likely <grant.likely@secretlab.ca>
  5. fsl,mpc5200-mscan nodes
  6. -----------------------
  7. In addition to the required compatible-, reg- and interrupt-properties, you can
  8. also specify which clock source shall be used for the controller:
  9. - fsl,mscan-clock-source : a string describing the clock source. Valid values
  10. are: "ip" for ip bus clock
  11. "ref" for reference clock (XTAL)
  12. "ref" is default in case this property is not
  13. present.
  14. fsl,mpc5121-mscan nodes
  15. -----------------------
  16. In addition to the required compatible-, reg- and interrupt-properties, you can
  17. also specify which clock source and divider shall be used for the controller:
  18. - fsl,mscan-clock-source : a string describing the clock source. Valid values
  19. are: "ip" for ip bus clock
  20. "ref" for reference clock
  21. "sys" for system clock
  22. If this property is not present, an optimal CAN
  23. clock source and frequency based on the system
  24. clock will be selected. If this is not possible,
  25. the reference clock will be used.
  26. - fsl,mscan-clock-divider: for the reference and system clock, an additional
  27. clock divider can be specified. By default, a
  28. value of 1 is used.
  29. Note that the MPC5121 Rev. 1 processor is not supported.
  30. Examples:
  31. can@1300 {
  32. compatible = "fsl,mpc5121-mscan";
  33. interrupts = <12 0x8>;
  34. interrupt-parent = <&ipic>;
  35. reg = <0x1300 0x80>;
  36. };
  37. can@1380 {
  38. compatible = "fsl,mpc5121-mscan";
  39. interrupts = <13 0x8>;
  40. interrupt-parent = <&ipic>;
  41. reg = <0x1380 0x80>;
  42. fsl,mscan-clock-source = "ref";
  43. fsl,mscan-clock-divider = <3>;
  44. };