cpsw-phy-sel.txt 849 B

123456789101112131415161718192021222324252627282930
  1. TI CPSW Phy mode Selection Device Tree Bindings
  2. -----------------------------------------------
  3. Required properties:
  4. - compatible : Should be "ti,am3352-cpsw-phy-sel" for am335x platform and
  5. "ti,dra7xx-cpsw-phy-sel" for dra7xx platform
  6. "ti,am43xx-cpsw-phy-sel" for am43xx platform
  7. - reg : physical base address and size of the cpsw
  8. registers map
  9. - reg-names : names of the register map given in "reg" node
  10. Optional properties:
  11. -rmii-clock-ext : If present, the driver will configure the RMII
  12. interface to external clock usage
  13. Examples:
  14. phy_sel: cpsw-phy-sel@44e10650 {
  15. compatible = "ti,am3352-cpsw-phy-sel";
  16. reg= <0x44e10650 0x4>;
  17. reg-names = "gmii-sel";
  18. };
  19. (or)
  20. phy_sel: cpsw-phy-sel@44e10650 {
  21. compatible = "ti,am3352-cpsw-phy-sel";
  22. reg= <0x44e10650 0x4>;
  23. reg-names = "gmii-sel";
  24. rmii-clock-ext;
  25. };