nxp,lpc1850-scu.txt 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. NXP LPC18xx/43xx SCU pin controller Device Tree Bindings
  2. --------------------------------------------------------
  3. Required properties:
  4. - compatible : Should be "nxp,lpc1850-scu"
  5. - reg : Address and length of the register set for the device
  6. - clocks : Clock specifier (see clock bindings for details)
  7. The lpc1850-scu driver uses the generic pin multiplexing and generic pin
  8. configuration documented in pinctrl-bindings.txt.
  9. The following generic nodes are supported:
  10. - function
  11. - pins
  12. - bias-disable
  13. - bias-pull-up
  14. - bias-pull-down
  15. - drive-strength
  16. - input-enable
  17. - input-disable
  18. - input-schmitt-enable
  19. - input-schmitt-disable
  20. - slew-rate
  21. Not all pins support all properties so either refer to the NXP 1850/4350
  22. user manual or the pin table in the pinctrl-lpc18xx driver for supported
  23. pin properties.
  24. Example:
  25. pinctrl: pinctrl@40086000 {
  26. compatible = "nxp,lpc1850-scu";
  27. reg = <0x40086000 0x1000>;
  28. clocks = <&ccu1 CLK_CPU_SCU>;
  29. i2c0_pins: i2c0-pins {
  30. i2c0_pins_cfg {
  31. pins = "i2c0_scl", "i2c0_sda";
  32. function = "i2c0";
  33. input-enable;
  34. };
  35. };
  36. uart0_pins: uart0-pins {
  37. uart0_rx_cfg {
  38. pins = "pf_11";
  39. function = "uart0";
  40. bias-disable;
  41. input-enable;
  42. };
  43. uart0_tx_cfg {
  44. pins = "pf_10";
  45. function = "uart0";
  46. bias-disable;
  47. };
  48. };
  49. };