fsl-lpuart.txt 1.1 KB

12345678910111213141516171819202122232425262728293031
  1. * Freescale low power universal asynchronous receiver/transmitter (lpuart)
  2. Required properties:
  3. - compatible :
  4. - "fsl,vf610-lpuart" for lpuart compatible with the one integrated
  5. on Vybrid vf610 SoC with 8-bit register organization
  6. - "fsl,ls1021a-lpuart" for lpuart compatible with the one integrated
  7. on LS1021A SoC with 32-bit big-endian register organization
  8. - reg : Address and length of the register set for the device
  9. - interrupts : Should contain uart interrupt
  10. - clocks : phandle + clock specifier pairs, one for each entry in clock-names
  11. - clock-names : should contain: "ipg" - the uart clock
  12. Optional properties:
  13. - dmas: A list of two dma specifiers, one for each entry in dma-names.
  14. - dma-names: should contain "tx" and "rx".
  15. Note: Optional properties for DMA support. Write them both or both not.
  16. Example:
  17. uart0: serial@40027000 {
  18. compatible = "fsl,vf610-lpuart";
  19. reg = <0x40027000 0x1000>;
  20. interrupts = <0 61 0x00>;
  21. clocks = <&clks VF610_CLK_UART0>;
  22. clock-names = "ipg";
  23. dmas = <&edma0 0 2>,
  24. <&edma0 0 3>;
  25. dma-names = "rx","tx";
  26. };