irq_alpha.c 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
  1. /*
  2. * Alpha specific irq code.
  3. */
  4. #include <linux/init.h>
  5. #include <linux/sched.h>
  6. #include <linux/irq.h>
  7. #include <linux/kernel_stat.h>
  8. #include <linux/module.h>
  9. #include <asm/machvec.h>
  10. #include <asm/dma.h>
  11. #include <asm/perf_event.h>
  12. #include <asm/mce.h>
  13. #include "proto.h"
  14. #include "irq_impl.h"
  15. /* Hack minimum IPL during interrupt processing for broken hardware. */
  16. #ifdef CONFIG_ALPHA_BROKEN_IRQ_MASK
  17. int __min_ipl;
  18. EXPORT_SYMBOL(__min_ipl);
  19. #endif
  20. /*
  21. * Performance counter hook. A module can override this to
  22. * do something useful.
  23. */
  24. static void
  25. dummy_perf(unsigned long vector, struct pt_regs *regs)
  26. {
  27. irq_err_count++;
  28. printk(KERN_CRIT "Performance counter interrupt!\n");
  29. }
  30. void (*perf_irq)(unsigned long, struct pt_regs *) = dummy_perf;
  31. EXPORT_SYMBOL(perf_irq);
  32. /*
  33. * The main interrupt entry point.
  34. */
  35. asmlinkage void
  36. do_entInt(unsigned long type, unsigned long vector,
  37. unsigned long la_ptr, struct pt_regs *regs)
  38. {
  39. struct pt_regs *old_regs;
  40. /*
  41. * Disable interrupts during IRQ handling.
  42. * Note that there is no matching local_irq_enable() due to
  43. * severe problems with RTI at IPL0 and some MILO PALcode
  44. * (namely LX164).
  45. */
  46. local_irq_disable();
  47. switch (type) {
  48. case 0:
  49. #ifdef CONFIG_SMP
  50. handle_ipi(regs);
  51. return;
  52. #else
  53. irq_err_count++;
  54. printk(KERN_CRIT "Interprocessor interrupt? "
  55. "You must be kidding!\n");
  56. #endif
  57. break;
  58. case 1:
  59. old_regs = set_irq_regs(regs);
  60. handle_irq(RTC_IRQ);
  61. set_irq_regs(old_regs);
  62. return;
  63. case 2:
  64. old_regs = set_irq_regs(regs);
  65. alpha_mv.machine_check(vector, la_ptr);
  66. set_irq_regs(old_regs);
  67. return;
  68. case 3:
  69. old_regs = set_irq_regs(regs);
  70. alpha_mv.device_interrupt(vector);
  71. set_irq_regs(old_regs);
  72. return;
  73. case 4:
  74. perf_irq(la_ptr, regs);
  75. return;
  76. default:
  77. printk(KERN_CRIT "Hardware intr %ld %lx? Huh?\n",
  78. type, vector);
  79. }
  80. printk(KERN_CRIT "PC = %016lx PS=%04lx\n", regs->pc, regs->ps);
  81. }
  82. void __init
  83. common_init_isa_dma(void)
  84. {
  85. outb(0, DMA1_RESET_REG);
  86. outb(0, DMA2_RESET_REG);
  87. outb(0, DMA1_CLR_MASK_REG);
  88. outb(0, DMA2_CLR_MASK_REG);
  89. }
  90. void __init
  91. init_IRQ(void)
  92. {
  93. /* Just in case the platform init_irq() causes interrupts/mchecks
  94. (as is the case with RAWHIDE, at least). */
  95. wrent(entInt, 0);
  96. alpha_mv.init_irq();
  97. }
  98. /*
  99. * machine error checks
  100. */
  101. #define MCHK_K_TPERR 0x0080
  102. #define MCHK_K_TCPERR 0x0082
  103. #define MCHK_K_HERR 0x0084
  104. #define MCHK_K_ECC_C 0x0086
  105. #define MCHK_K_ECC_NC 0x0088
  106. #define MCHK_K_OS_BUGCHECK 0x008A
  107. #define MCHK_K_PAL_BUGCHECK 0x0090
  108. #ifndef CONFIG_SMP
  109. struct mcheck_info __mcheck_info;
  110. #endif
  111. void
  112. process_mcheck_info(unsigned long vector, unsigned long la_ptr,
  113. const char *machine, int expected)
  114. {
  115. struct el_common *mchk_header;
  116. const char *reason;
  117. /*
  118. * See if the machine check is due to a badaddr() and if so,
  119. * ignore it.
  120. */
  121. #ifdef CONFIG_VERBOSE_MCHECK
  122. if (alpha_verbose_mcheck > 1) {
  123. printk(KERN_CRIT "%s machine check %s\n", machine,
  124. expected ? "expected." : "NOT expected!!!");
  125. }
  126. #endif
  127. if (expected) {
  128. int cpu = smp_processor_id();
  129. mcheck_expected(cpu) = 0;
  130. mcheck_taken(cpu) = 1;
  131. return;
  132. }
  133. mchk_header = (struct el_common *)la_ptr;
  134. printk(KERN_CRIT "%s machine check: vector=0x%lx pc=0x%lx code=0x%x\n",
  135. machine, vector, get_irq_regs()->pc, mchk_header->code);
  136. switch (mchk_header->code) {
  137. /* Machine check reasons. Defined according to PALcode sources. */
  138. case 0x80: reason = "tag parity error"; break;
  139. case 0x82: reason = "tag control parity error"; break;
  140. case 0x84: reason = "generic hard error"; break;
  141. case 0x86: reason = "correctable ECC error"; break;
  142. case 0x88: reason = "uncorrectable ECC error"; break;
  143. case 0x8A: reason = "OS-specific PAL bugcheck"; break;
  144. case 0x90: reason = "callsys in kernel mode"; break;
  145. case 0x96: reason = "i-cache read retryable error"; break;
  146. case 0x98: reason = "processor detected hard error"; break;
  147. /* System specific (these are for Alcor, at least): */
  148. case 0x202: reason = "system detected hard error"; break;
  149. case 0x203: reason = "system detected uncorrectable ECC error"; break;
  150. case 0x204: reason = "SIO SERR occurred on PCI bus"; break;
  151. case 0x205: reason = "parity error detected by core logic"; break;
  152. case 0x206: reason = "SIO IOCHK occurred on ISA bus"; break;
  153. case 0x207: reason = "non-existent memory error"; break;
  154. case 0x208: reason = "MCHK_K_DCSR"; break;
  155. case 0x209: reason = "PCI SERR detected"; break;
  156. case 0x20b: reason = "PCI data parity error detected"; break;
  157. case 0x20d: reason = "PCI address parity error detected"; break;
  158. case 0x20f: reason = "PCI master abort error"; break;
  159. case 0x211: reason = "PCI target abort error"; break;
  160. case 0x213: reason = "scatter/gather PTE invalid error"; break;
  161. case 0x215: reason = "flash ROM write error"; break;
  162. case 0x217: reason = "IOA timeout detected"; break;
  163. case 0x219: reason = "IOCHK#, EISA add-in board parity or other catastrophic error"; break;
  164. case 0x21b: reason = "EISA fail-safe timer timeout"; break;
  165. case 0x21d: reason = "EISA bus time-out"; break;
  166. case 0x21f: reason = "EISA software generated NMI"; break;
  167. case 0x221: reason = "unexpected ev5 IRQ[3] interrupt"; break;
  168. default: reason = "unknown"; break;
  169. }
  170. printk(KERN_CRIT "machine check type: %s%s\n",
  171. reason, mchk_header->retry ? " (retryable)" : "");
  172. dik_show_regs(get_irq_regs(), NULL);
  173. #ifdef CONFIG_VERBOSE_MCHECK
  174. if (alpha_verbose_mcheck > 1) {
  175. /* Dump the logout area to give all info. */
  176. unsigned long *ptr = (unsigned long *)la_ptr;
  177. long i;
  178. for (i = 0; i < mchk_header->size / sizeof(long); i += 2) {
  179. printk(KERN_CRIT " +%8lx %016lx %016lx\n",
  180. i*sizeof(long), ptr[i], ptr[i+1]);
  181. }
  182. }
  183. #endif /* CONFIG_VERBOSE_MCHECK */
  184. }
  185. /*
  186. * The special RTC interrupt type. The interrupt itself was
  187. * processed by PALcode, and comes in via entInt vector 1.
  188. */
  189. struct irqaction timer_irqaction = {
  190. .handler = rtc_timer_interrupt,
  191. .name = "timer",
  192. };
  193. void __init
  194. init_rtc_irq(void)
  195. {
  196. irq_set_chip_and_handler_name(RTC_IRQ, &dummy_irq_chip,
  197. handle_percpu_irq, "RTC");
  198. setup_irq(RTC_IRQ, &timer_irqaction);
  199. }
  200. /* Dummy irqactions. */
  201. struct irqaction isa_cascade_irqaction = {
  202. .handler = no_action,
  203. .name = "isa-cascade"
  204. };
  205. struct irqaction timer_cascade_irqaction = {
  206. .handler = no_action,
  207. .name = "timer-cascade"
  208. };
  209. struct irqaction halt_switch_irqaction = {
  210. .handler = no_action,
  211. .name = "halt-switch"
  212. };