nsim_hs.dts 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /*
  2. * Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. /include/ "skeleton.dtsi"
  10. / {
  11. compatible = "snps,nsim_hs";
  12. #address-cells = <2>;
  13. #size-cells = <2>;
  14. interrupt-parent = <&core_intc>;
  15. memory {
  16. device_type = "memory";
  17. /* CONFIG_LINUX_LINK_BASE needs to match low mem start */
  18. reg = <0x0 0x80000000 0x0 0x20000000 /* 512 MB low mem */
  19. 0x1 0x00000000 0x0 0x40000000>; /* 1 GB highmem */
  20. };
  21. chosen {
  22. bootargs = "earlycon=arc_uart,mmio32,0xc0fc1000,115200n8 console=ttyARC0,115200n8";
  23. };
  24. aliases {
  25. serial0 = &arcuart0;
  26. };
  27. fpga {
  28. compatible = "simple-bus";
  29. #address-cells = <1>;
  30. #size-cells = <1>;
  31. /* only perip space at end of low mem accessible */
  32. ranges = <0x80000000 0x0 0x80000000 0x80000000>;
  33. core_intc: core-interrupt-controller {
  34. compatible = "snps,archs-intc";
  35. interrupt-controller;
  36. #interrupt-cells = <1>;
  37. };
  38. arcuart0: serial@c0fc1000 {
  39. compatible = "snps,arc-uart";
  40. reg = <0xc0fc1000 0x100>;
  41. interrupts = <24>;
  42. clock-frequency = <80000000>;
  43. current-speed = <115200>;
  44. status = "okay";
  45. };
  46. arcpct0: pct {
  47. compatible = "snps,archs-pct";
  48. #interrupt-cells = <1>;
  49. interrupts = <20>;
  50. };
  51. };
  52. };