vdk_axc003.dtsi 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * Copyright (C) 2013, 2014 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /*
  9. * Device tree for AXC003 CPU card: HS38x UP configuration (VDK version)
  10. */
  11. / {
  12. compatible = "snps,arc";
  13. clock-frequency = <50000000>;
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpu_card {
  17. compatible = "simple-bus";
  18. #address-cells = <1>;
  19. #size-cells = <1>;
  20. ranges = <0x00000000 0xf0000000 0x10000000>;
  21. cpu_intc: archs-intc@cpu {
  22. compatible = "snps,archs-intc";
  23. interrupt-controller;
  24. #interrupt-cells = <1>;
  25. };
  26. debug_uart: dw-apb-uart@0x5000 {
  27. compatible = "snps,dw-apb-uart";
  28. reg = <0x5000 0x100>;
  29. clock-frequency = <2403200>;
  30. interrupt-parent = <&cpu_intc>;
  31. interrupts = <19>;
  32. baud = <115200>;
  33. reg-shift = <2>;
  34. reg-io-width = <4>;
  35. };
  36. };
  37. mb_intc: dw-apb-ictl@0xe0012000 {
  38. #interrupt-cells = <1>;
  39. compatible = "snps,dw-apb-ictl";
  40. reg = < 0xe0012000 0x200 >;
  41. interrupt-controller;
  42. interrupt-parent = <&cpu_intc>;
  43. interrupts = < 18 >;
  44. };
  45. memory {
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. ranges = <0x00000000 0x80000000 0x40000000>;
  49. device_type = "memory";
  50. reg = <0x80000000 0x20000000>; /* 512MiB */
  51. };
  52. };