sharkl64.dtsi 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * Spreadtrum Sharkl64 platform DTS file
  3. *
  4. * Copyright (C) 2014, Spreadtrum Communications Inc.
  5. *
  6. * This file is licensed under a dual GPLv2 or X11 license.
  7. */
  8. / {
  9. interrupt-parent = <&gic>;
  10. #address-cells = <2>;
  11. #size-cells = <2>;
  12. soc {
  13. compatible = "simple-bus";
  14. #address-cells = <2>;
  15. #size-cells = <2>;
  16. ranges;
  17. ap-apb {
  18. compatible = "simple-bus";
  19. #address-cells = <2>;
  20. #size-cells = <2>;
  21. ranges;
  22. uart0: serial@70000000 {
  23. compatible = "sprd,sc9836-uart";
  24. reg = <0 0x70000000 0 0x100>;
  25. interrupts = <0 2 0xf04>;
  26. clocks = <&clk26mhz>;
  27. status = "disabled";
  28. };
  29. uart1: serial@70100000 {
  30. compatible = "sprd,sc9836-uart";
  31. reg = <0 0x70100000 0 0x100>;
  32. interrupts = <0 3 0xf04>;
  33. clocks = <&clk26mhz>;
  34. status = "disabled";
  35. };
  36. uart2: serial@70200000 {
  37. compatible = "sprd,sc9836-uart";
  38. reg = <0 0x70200000 0 0x100>;
  39. interrupts = <0 4 0xf04>;
  40. clocks = <&clk26mhz>;
  41. status = "disabled";
  42. };
  43. uart3: serial@70300000 {
  44. compatible = "sprd,sc9836-uart";
  45. reg = <0 0x70300000 0 0x100>;
  46. interrupts = <0 5 0xf04>;
  47. clocks = <&clk26mhz>;
  48. status = "disabled";
  49. };
  50. };
  51. };
  52. clk26mhz: clk26mhz {
  53. compatible = "fixed-clock";
  54. #clock-cells = <0>;
  55. clock-frequency = <26000000>;
  56. };
  57. };