processor.h 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. /*
  2. * Based on arch/arm/include/asm/processor.h
  3. *
  4. * Copyright (C) 1995-1999 Russell King
  5. * Copyright (C) 2012 ARM Ltd.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __ASM_PROCESSOR_H
  20. #define __ASM_PROCESSOR_H
  21. /*
  22. * Default implementation of macro that returns current
  23. * instruction pointer ("program counter").
  24. */
  25. #define current_text_addr() ({ __label__ _l; _l: &&_l;})
  26. #ifdef __KERNEL__
  27. #include <linux/string.h>
  28. #include <asm/fpsimd.h>
  29. #include <asm/hw_breakpoint.h>
  30. #include <asm/pgtable-hwdef.h>
  31. #include <asm/ptrace.h>
  32. #include <asm/types.h>
  33. #ifdef __KERNEL__
  34. #define STACK_TOP_MAX TASK_SIZE_64
  35. #ifdef CONFIG_COMPAT
  36. #define AARCH32_VECTORS_BASE 0xffff0000
  37. #define STACK_TOP (test_thread_flag(TIF_32BIT) ? \
  38. AARCH32_VECTORS_BASE : STACK_TOP_MAX)
  39. #else
  40. #define STACK_TOP STACK_TOP_MAX
  41. #endif /* CONFIG_COMPAT */
  42. extern phys_addr_t arm64_dma_phys_limit;
  43. #define ARCH_LOW_ADDRESS_LIMIT (arm64_dma_phys_limit - 1)
  44. #endif /* __KERNEL__ */
  45. struct debug_info {
  46. /* Have we suspended stepping by a debugger? */
  47. int suspended_step;
  48. /* Allow breakpoints and watchpoints to be disabled for this thread. */
  49. int bps_disabled;
  50. int wps_disabled;
  51. /* Hardware breakpoints pinned to this task. */
  52. struct perf_event *hbp_break[ARM_MAX_BRP];
  53. struct perf_event *hbp_watch[ARM_MAX_WRP];
  54. };
  55. struct cpu_context {
  56. unsigned long x19;
  57. unsigned long x20;
  58. unsigned long x21;
  59. unsigned long x22;
  60. unsigned long x23;
  61. unsigned long x24;
  62. unsigned long x25;
  63. unsigned long x26;
  64. unsigned long x27;
  65. unsigned long x28;
  66. unsigned long fp;
  67. unsigned long sp;
  68. unsigned long pc;
  69. };
  70. struct thread_struct {
  71. struct cpu_context cpu_context; /* cpu context */
  72. unsigned long tp_value; /* TLS register */
  73. #ifdef CONFIG_COMPAT
  74. unsigned long tp2_value;
  75. #endif
  76. struct fpsimd_state fpsimd_state;
  77. unsigned long fault_address; /* fault info */
  78. unsigned long fault_code; /* ESR_EL1 value */
  79. struct debug_info debug; /* debugging */
  80. };
  81. #ifdef CONFIG_COMPAT
  82. #define task_user_tls(t) \
  83. ({ \
  84. unsigned long *__tls; \
  85. if (is_compat_thread(task_thread_info(t))) \
  86. __tls = &(t)->thread.tp2_value; \
  87. else \
  88. __tls = &(t)->thread.tp_value; \
  89. __tls; \
  90. })
  91. #else
  92. #define task_user_tls(t) (&(t)->thread.tp_value)
  93. #endif
  94. #define INIT_THREAD { }
  95. static inline void start_thread_common(struct pt_regs *regs, unsigned long pc)
  96. {
  97. memset(regs, 0, sizeof(*regs));
  98. regs->syscallno = ~0UL;
  99. regs->pc = pc;
  100. }
  101. static inline void start_thread(struct pt_regs *regs, unsigned long pc,
  102. unsigned long sp)
  103. {
  104. start_thread_common(regs, pc);
  105. regs->pstate = PSR_MODE_EL0t;
  106. regs->sp = sp;
  107. }
  108. #ifdef CONFIG_COMPAT
  109. static inline void compat_start_thread(struct pt_regs *regs, unsigned long pc,
  110. unsigned long sp)
  111. {
  112. start_thread_common(regs, pc);
  113. regs->pstate = COMPAT_PSR_MODE_USR;
  114. if (pc & 1)
  115. regs->pstate |= COMPAT_PSR_T_BIT;
  116. #ifdef __AARCH64EB__
  117. regs->pstate |= COMPAT_PSR_E_BIT;
  118. #endif
  119. regs->compat_sp = sp;
  120. }
  121. #endif
  122. /* Forward declaration, a strange C thing */
  123. struct task_struct;
  124. /* Free all resources held by a thread. */
  125. extern void release_thread(struct task_struct *);
  126. unsigned long get_wchan(struct task_struct *p);
  127. static inline void cpu_relax(void)
  128. {
  129. asm volatile("yield" ::: "memory");
  130. }
  131. #define cpu_relax_lowlatency() cpu_relax()
  132. /* Thread switching */
  133. extern struct task_struct *cpu_switch_to(struct task_struct *prev,
  134. struct task_struct *next);
  135. #define task_pt_regs(p) \
  136. ((struct pt_regs *)(THREAD_START_SP + task_stack_page(p)) - 1)
  137. #define KSTK_EIP(tsk) ((unsigned long)task_pt_regs(tsk)->pc)
  138. #define KSTK_ESP(tsk) user_stack_pointer(task_pt_regs(tsk))
  139. /*
  140. * Prefetching support
  141. */
  142. #define ARCH_HAS_PREFETCH
  143. static inline void prefetch(const void *ptr)
  144. {
  145. asm volatile("prfm pldl1keep, %a0\n" : : "p" (ptr));
  146. }
  147. #define ARCH_HAS_PREFETCHW
  148. static inline void prefetchw(const void *ptr)
  149. {
  150. asm volatile("prfm pstl1keep, %a0\n" : : "p" (ptr));
  151. }
  152. #define ARCH_HAS_SPINLOCK_PREFETCH
  153. static inline void spin_lock_prefetch(const void *x)
  154. {
  155. prefetchw(x);
  156. }
  157. #define HAVE_ARCH_PICK_MMAP_LAYOUT
  158. #endif
  159. int cpu_enable_pan(void *__unused);
  160. #endif /* __ASM_PROCESSOR_H */