bcm6368.dtsi 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "brcm,bcm6368";
  5. cpus {
  6. #address-cells = <1>;
  7. #size-cells = <0>;
  8. mips-hpt-frequency = <200000000>;
  9. cpu@0 {
  10. compatible = "brcm,bmips4350";
  11. device_type = "cpu";
  12. reg = <0>;
  13. };
  14. cpu@1 {
  15. compatible = "brcm,bmips4350";
  16. device_type = "cpu";
  17. reg = <1>;
  18. };
  19. };
  20. clocks {
  21. periph_clk: periph_clk {
  22. compatible = "fixed-clock";
  23. #clock-cells = <0>;
  24. clock-frequency = <50000000>;
  25. };
  26. };
  27. aliases {
  28. uart0 = &uart0;
  29. };
  30. cpu_intc: cpu_intc {
  31. #address-cells = <0>;
  32. compatible = "mti,cpu-interrupt-controller";
  33. interrupt-controller;
  34. #interrupt-cells = <1>;
  35. };
  36. ubus {
  37. #address-cells = <1>;
  38. #size-cells = <1>;
  39. compatible = "simple-bus";
  40. ranges;
  41. periph_intc: periph_intc@10000020 {
  42. compatible = "brcm,bcm3380-l2-intc";
  43. reg = <0x10000024 0x4 0x1000002c 0x4>,
  44. <0x10000020 0x4 0x10000028 0x4>;
  45. interrupt-controller;
  46. #interrupt-cells = <1>;
  47. interrupt-parent = <&cpu_intc>;
  48. interrupts = <2>;
  49. };
  50. uart0: serial@10000100 {
  51. compatible = "brcm,bcm6345-uart";
  52. reg = <0x10000100 0x18>;
  53. interrupt-parent = <&periph_intc>;
  54. interrupts = <2>;
  55. clocks = <&periph_clk>;
  56. status = "disabled";
  57. };
  58. ehci0: usb@10001500 {
  59. compatible = "brcm,bcm6368-ehci", "generic-ehci";
  60. reg = <0x10001500 0x100>;
  61. big-endian;
  62. interrupt-parent = <&periph_intc>;
  63. interrupts = <7>;
  64. status = "disabled";
  65. };
  66. ohci0: usb@10001600 {
  67. compatible = "brcm,bcm6368-ohci", "generic-ohci";
  68. reg = <0x10001600 0x100>;
  69. big-endian;
  70. no-big-frame-no;
  71. interrupt-parent = <&periph_intc>;
  72. interrupts = <5>;
  73. status = "disabled";
  74. };
  75. };
  76. };